- 您现在的位置：买卖IC网 > PDF目录98219 > THS1240IPHP (TEXAS INSTRUMENTS INC) 1-CH 12-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQFP48 PDF资料下载
参数资料
| 型号： | THS1240IPHP |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 12-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQFP48 |
| 封装： | POWER, PLASTIC, TQFP-48 |
| 文件页数： | 17/20页 |
| 文件大小： | 450K |
| 代理商： | THS1240IPHP |
THS1240
12-BIT 40 MSPS IF SAMPLING COMMUNICATIONS
ANALOG-TO-DIGITAL CONVERTER
SLAS279D – JUNE 2000 – REVISED JANUARY 2001
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
definitions of specifications
analog bandwidth
The analog input frequency at which the spectral power of the fundamental frequency of a large input signal
is reduced by 3 dB.
aperture delay
The delay between the 50% point of the rising edge of the clock and the instant at which the analog input is
sampled.
aperture uncertainity (jitter)
The sample-to-sample variation in aperture delay
differential nonlinearity
The deviation of any output code from the ideal width of 1 LSB.
integral nonlinearity
The deviation of the transfer function from an end-point adjusted reference line measured in fractions of 1 LSB.
Also the integral of the DNL curve.
clock pulse width/duty cycle
Pulse width high is the minimum amount of time that the clock pulse should be left in logic 1 state to achieve
rated performance; pulse width low is the minimum time clock pulse should be left in low state. At a given clock
rate, these specs define acceptable clock duty cycles.
offset error
The difference between the analog input voltage at which the ADC output changes from mid-scale to 1 LSB
above mid-scale, and the ideal voltage at which this transition should occur.
gain error
The difference between the analog input voltage at which the ADC output changes from full-scale to 1 LSB below
full scale, and the ideal voltage at which this transition should occur, minus the offset error
Gain Error
+ 100%x
2
* V
IN
) * VIN_
2V
@Code 4096
total harmonic distortion
The ratio of the power of the fundamental to a given harmonic component reported in dBc.
output delay
The delay between the 50% point of the falling edge of the clock and the time when all output data bits are within
valid logic levels (not including pipeline delay).
signal-to-noise-and distortion (SINAD)
When tested with a single tone, the ratio of the signal power to the sum of the power of all other spectral
components, excluding dc, referenced to full scale.
signal-to-noise ratio (SNR)
When tested with a single tone, the ratio of the signal power to the sum of the power of all other power spectral
components, excluding dc and the first 9 harmonics, referenced to full scale.
effective number of bits (ENOB)
For a sine wave, SINAD can be expressed in terms of the effective number of bits, using the following formula,
ENOB
+
(SINAD
* 1.76)
6.02
spurious-free dynamic range (SFDR)
The ratio of the signal power to the power of the worst spur, excluding dc. The worst spurious component may
or may not be a harmonic. The ratio is reported in dBc (that is, degrades as signal levels are lowered).
相关PDF资料 |
PDF描述 |
|---|---|
| THS1240CPHP | 1-CH 12-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQFP48 |
| THS1240I | 1-CH 12-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQFP48 |
| THS1240C | 1-CH 12-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQFP48 |
| THS1401QPFB | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| THS1403QPFB | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| THS125 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:HIGH STABILITY MOTOR CONTROL. DIGITAL TACHOMETER. CRANK SHAFT POSITION SENSOR. |
| THS126 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:HIGH STABILITY MOTOR CONTROL. DIGITAL TACHOMETER. CRANK SHAFT POSITION SENSOR. |
| THS126(F) | 制造商:Toshiba 功能描述:Cut Tape |
| THS128 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:HIGH STABILITY MOTOR CONTROL. DIGITAL TACHOMETER. |
| THS129 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:HIGH STABILITY MOTOR CONTROL. DIGITAL TACHOMETER. |
发布紧急采购，3分钟左右您将得到回复。