- 您现在的位置：买卖IC网 > PDF目录220054 > TLC320AC02CPM (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TLC320AC02CPM |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 69/86页 |
| 文件大小： | 471K |
| 代理商： | TLC320AC02CPM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
A–2
CONTROL FUNCTION OF CONTROL BITS (Continued)
BITS
TERMINALS
D01
D00
FC1
FC0
0
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
When FC0 and FC1 are both taken high, the AIC initiates a secondary FS to receive
a secondary control word at DIN. The secondary frame sync occurs at 1/2 the
sampling time as measured from the falling edge of the primary FS.
1
0
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00. On the next rising
edge of FS, the next ADC/DAC sample time occurs earlier by the number of MCLK
periods determined by the value contained in the A
′ register. When the A′ register
value is negative, FS occurs later.
When FC0 and FC1 are both taken high, the AIC initiates a secondary FS to receive
a secondary control word at DIN. The secondary frame sync occurs at 1/2 the
sampling time as measured from the falling edge of the primary FS.
1
On the next falling edge of the primary FS, the AIC receives DAC data D15 – D02 at
DIN and transmits the ADC data D15 – D00 from DOUT.
When FC1 and FC0 are both high or D01 and D00 are both high, the AIC initiates a
secondary FS to receive a secondary control word at DIN. The secondary FS occurs
at 1/2 the sampling time measured from the falling edge of the primary FS.
1
0
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and
transmits the ADC data D15 – D00 from DOUT.
When D00 and D01 are high, the AIC initiates a secondary FS to receive a secondary
control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as
measured from the falling edge of the primary FS.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
0
On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and
transmits the ADC data D15 – D00 from DOUT.
When D00 and D01 are high, the AIC initiates a secondary FS to receive a secondary
control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as
measured from the falling edge of the primary FS.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
When FC1 and FC0 are both high or D01 and D00 are both high, the AIC initiates a
secondary FS to receive a secondary control word at DIN. The secondary FS occurs
at 1/2 the sampling time measured from the falling edge of the primary FS.
相关PDF资料 |
PDF描述 |
|---|---|
| TL431N | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, PDIP8 |
| TPS658620ZQZT | 11-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA120 |
| TPS40211DGQ | 0.4 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO10 |
| TC126331 | 0.4 A SWITCHING REGULATOR, 115 kHz SWITCHING FREQ-MAX, PDSO5 |
| TC126331TR | 0.4 A SWITCHING REGULATOR, 115 kHz SWITCHING FREQ-MAX, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AC02I | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02IFN | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02IFNR | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02IPM | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC03CFNG4 | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。