- 您现在的位置：买卖IC网 > PDF目录382646 > TMJ320C6211GNY167 (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSORS PDF资料下载
参数资料
| 型号： | TMJ320C6211GNY167 |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 定点数字信号处理器 |
| 文件页数： | 68/83页 |
| 文件大小： | 1176K |
| 代理商： | TMJ320C6211GNY167 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
68
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
switching characteristics over recommended operating conditions for McBSP
(see Figure 37)
NO.
PARAMETER
150
167
UNIT
MIN
MAX
1
t
d(CKSH-CKRXH)
Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from
CLKS input
4
26
ns
2
3
4
t
c(CKRX)
t
w(CKRX)
t
d(CKRH-FRV)
Cycle time, CLKR/X
Pulse duration, CLKR/X high or CLKR/X low
Delay time, CLKR high to internal FSR valid
CLKR/X int
CLKR/X int
CLKR int
CLKX int
CLKX ext
CLKX int
CLKX ext
CLKX int
CLKX ext
2P
§
C
1
#
11
11
ns
ns
ns
C + 1
#
3
3
9
4
9
9
t
d(CKXH-FXV)
Delay time CLKX high to internal FSX valid
Delay time, CLKX high to internal FSX valid
ns
3
12
t
dis(CKXH-DXHZ)
Disable time, DX high impedance following last data bit
from CLKX high
9
3
ns
13
t
d(CKXH-DXV)
Delay time CLKX high to DX valid
Delay time, CLKX high to DX valid
9+ D1
||
3 + D1
||
4 + D2
||
19 + D2
||
ns
14
t
d(FXH-DXV)
Delay time, FSX high to DX valid
FSX int
1
3
ns
ONLY applies when in data
delay 0 (XDATDLY = 00b) mode
FSX ext
3
9
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
Minimum delay times also represent minimum output hold times.
§
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP
and other device is 83 Mbps for 167 MHz CPU clock or 75 Mbps for 150 MHz CPU clock; where the McBSP is either the master or the slave.
Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP
communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever
value is larger. For example, when running parts at 167 MHz (P = 6 ns), use 30 ns as the minimum CLKR/X clock cycle (by setting the appropriate
CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock
cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with
CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY =
01b or 10b) and the other device the McBSP communicates to is a slave.
#
C =
H or L
S =
sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
=
sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see footnote above).
||
Extra delay from CLKX high to DX valid applies
only
to the first data bit of a device, if and only if DXENA = 1 in SPCR.
If DXENA = 0, then D1 = D2 = 0
If DXENA = 1, then D1 = 2P, D2 = 4P
相关PDF资料 |
PDF描述 |
|---|---|
| TMX320C6201GNY167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6211GNZ167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6211GNZ167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6211PYP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6211PYP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMJ320C6211GNZ167 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMJ320C6211PYP167 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMJ325AB7475KMHP | 功能描述:CAP CER 4.7UF 25V X7R 1210 制造商:taiyo yuden 系列:M 包装:剪切带（CT） 零件状态:在售 电容:4.7μF 容差:±10% 电压 - 额定:25V 温度系数:X7R 工作温度:-55°C ~ 125°C 特性:软端子 等级:AEC-Q200 应用:汽车，SMPS 滤波，Boardflex 敏感 故障率:- 安装类型:表面贴装，MLCC 封装/外壳:1210（3225 公制） 大小/尺寸:0.126" 长 x 0.098" 宽（3.20mm x 2.50mm） 高度 - 安装（最大值）:- 厚度（最大值）:0.110"（2.80mm） 引线间距:- 引线形式:- 标准包装:1 |
| TMJ325AB7475KMHT | 功能描述:4.7μF 25V 陶瓷电容器 X7R 1210（3225 公制） 0.126" 长 x 0.098" 宽（3.20mm x 2.50mm） 制造商:taiyo yuden 系列:M 包装:剪切带（CT） 零件状态:有效 电容:4.7μF 容差:±10% 电压 - 额定:25V 温度系数:X7R 安装类型:表面贴装，MLCC 工作温度:-55°C ~ 125°C 应用:汽车级，Boardflex 敏感 等级:AEC-Q200 封装/外壳:1210（3225 公制） 大小/尺寸:0.126" 长 x 0.098" 宽（3.20mm x 2.50mm） 高度 - 安装（最大值）:- 厚度（最大值）:0.106"（2.70mm） 引线间距:- 特性:软端子 引线形式:- 标准包装:1 |
| TMJ325KB7106KMHP | 功能描述:CAP CER 10UF 25V X7R 1210 制造商:taiyo yuden 系列:M 包装:剪切带（CT） 零件状态:在售 电容:10μF 容差:±10% 电压 - 额定:25V 温度系数:X7R 工作温度:-55°C ~ 125°C 特性:软端子 等级:AEC-Q200 应用:汽车，SMPS 滤波，Boardflex 敏感 故障率:- 安装类型:表面贴装，MLCC 封装/外壳:1210（3225 公制） 大小/尺寸:0.126" 长 x 0.098" 宽（3.20mm x 2.50mm） 高度 - 安装（最大值）:- 厚度（最大值）:0.110"（2.80mm） 引线间距:- 引线形式:- 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。