参数资料
型号: TMP86CK74AFG
厂商: Toshiba Corporation
英文描述: Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.2 to 21.1; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
中文描述: 8位微控制器
文件页数: 45/182页
文件大小: 1525K
代理商: TMP86CK74AFG
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页
Page 35
TMP86CK74AFG
3. Interrupt Control Circuit
The TMP86CK74AFG has a total of 17 interrupt sources excluding reset, of which 1 source levels are multi-
plexed. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest
are maskable.
Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors.
The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its inter-
rupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable
flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is domi-
nated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.
Note 1: The INTSEL register is used to select the interrupt source to be enabled for each multiplexed source level (see 3.3 Inter-
rupt Source Selector (INTSEL)).
Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (It is set for the “reset request” after reset is
cancelled). For details, see “Address Trap”.
Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after
reset is released). For details, see "Watchdog Timer".
3.1
Interrupt latches (IL15 to IL2)
An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the unde-
fined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to
accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting inter-
rupt. All interrupt latches are initialized to “0” during reset.
The interrupt latches are located on address 003CH and 003DH in SFR area. Each latch can be cleared to "0" indi-
vidually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt
latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions
such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if inter-
rupt is requested while such instructions are executed.
Interrupt latches are not set to “1” by an instruction.
Since interrupt latches can be read, the status for interrupt requests can be monitored by software.
Interrupt Factors
Enable Condition
Interrupt
Latch
Vector
Address
Priority
Internal/External
(Reset)
Non-maskable
FFFE
1
Internal
INTSWI (Software interrupt)
Non-maskable
FFFC
2
Internal
INTUNDEF (Executed the undefined instruction
interrupt)
Non-maskable
FFFC
2
Internal
INTATRAP (Address trap interrupt)
Non-maskable
IL2
FFFA
2
Internal
INTWDT (Watchdog timer interrupt)
Non-maskable
IL3
FFF8
2
External
INT0
IMF EF4 = 1, INT0EN = 1
IL4
FFF6
5
Internal
INTTC1
IMF EF5 = 1
IL5
FFF4
6
External
INT1
IMF EF6 = 1
IL6
FFF2
7
Internal
INTTBT
IMF EF7 = 1
IL7
FFF0
8
Internal
INTTC3
IMF EF8 = 1
IL8
FFEE
9
Internal
INTSIO
IMF EF9 = 1
IL9
FFEC
10
Internal
INTTC4
IMF EF10 = 1
IL10
FFEA
11
External
INT3
IMF EF11 = 1
IL11
FFE8
12
External
INT4
IMF EF12 = 1
IL12
FFE6
13
Internal
INTTC2
IMF EF13 = 1
IL13
FFE4
14
External
INT5
IMF EF14 = 1
IL14
FFE2
15
Internal
INTADC
IMF EF15 = 1, IL15ER = 0
IL15
FFE0
16
External
INT2
IMF EF15 = 1, IL15ER = 1
相关PDF资料
PDF描述
TMP86CM23AUG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.9 to 21.9; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CM27FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 21.6 to 22.6; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CM29BFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 22.3 to 23.3; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CM29BUG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 22.9 to 24.0; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CM29LUG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 23.6 to 24.7; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
相关代理商/技术参数
参数描述
TMP86CM23AUG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CM23UG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 32K ROM, LCD - Rail/Tube
TMP86CM25F 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8-BIT MICROCONTROLLER
TMP86CM27FG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 32K ROM , LCD - Rail/Tube
TMP86CM29 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8-Bit Microcontroller