- 您现在的位置：买卖IC网 > PDF目录199412 > TMP86FS49BUG 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | TMP86FS49BUG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64 |
| 文件页数： | 49/54页 |
| 文件大小： | 2519K |
| 代理商： | TMP86FS49BUG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页
Page 36
3. Interrupt Control Circuit
3.2 Interrupt enable register (EIR)
TMP86FS49BUG
The interrupt latches are located on address 002EH, 003CH and 003DH in SFR area. Each latch can be cleared to
"0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the
interrupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write
instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inade-
quately if interrupt is requested while such instructions are executed.
Interrupt latches are not set to “1” by an instruction.
Since interrupt latches can be read, the status for interrupt requests can be monitored by software.
Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to
"0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL
(Enable interrupt by EI instruction)
In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on
interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL
should be executed before setting IMF="1".
3.2 Interrupt enable register (EIR)
The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable
interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-
maskable interrupt is accepted regardless of the contents of the EIR.
The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These
registers are located on address 002CH, 003AH and 003BH in SFR area, and they can be read and written by an
instructions (Including read-modify-write instructions such as bit manipulation or operation instructions).
3.2.1 Interrupt master enable flag (IMF)
The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt.
While IMF = “0”, all maskable interrupts are not accepted regardless of the status on each individual interrupt
enable flag (EF). By setting IMF to “1”, the interrupt becomes acceptable if the individuals are enabled. When
an interrupt is accepted, IMF is cleared to “0” after the latest status on IMF is stacked. Thus the maskable inter-
rupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data,
which was the status before interrupt acceptance, is loaded on IMF again.
The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction.
The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initial-
ized to “0”.
Example 1 :Clears interrupt latches
DI
; IMF
← 0
LDW
(ILL), 1110100000111111B
; IL12, IL10 to IL6
← 0
EI
; IMF
← 1
Example 2 :Reads interrupt latchess
LD
WA, (ILL)
; W
← ILH, A ← ILL
Example 3 :Tests interrupt latches
TEST
(ILL). 7
; if IL7 = 1 then jump
JR
F, SSET
相关PDF资料 |
PDF描述 |
|---|---|
| TMP86PS25F | 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| TMP87C800N | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| TMP89FH46LDUG | 8-BIT, FLASH, MICROCONTROLLER, PQFP48 |
| TMP89FM42UG | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP44 |
| TMPA8700CPF | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMP86FS49BUG(C,JZ) | 功能描述:8位微控制器 -MCU INTEGRATED CIRCUIT MICROCONTROLLER - TLCS870C FAMILY RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| TMP86FS49FG | 功能描述:IC MCU FLASH 8BIT 60K 64QFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:TLCS-870/C 标准包装:160 系列:HCS12 核心处理器:HCS12 芯体尺寸:16-位 速度:25MHz 连通性:CAN，EBI/EMI，SCI，SPI 外围设备:POR，PWM，WDT 输入/输出数:35 程序存储器容量:128KB（128K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:4K x 8 电压 - 电源 (Vcc/Vdd):2.35 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:52-LQFP 包装:托盘 |
| TMP86FS64FG | 制造商:Toshiba America Electronic Components 功能描述:MCU 8BIT TLCS-870 CISC 60KB FLASH 5V 100PQFP - Bulk |
| TMP86FS64FG(TZ) | 功能描述:8位微控制器 -MCU 60K Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| TMP86P202MG | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。