- 您现在的位置：买卖IC网 > PDF目录19408 > TMS320C6414TBZLZA8 (Texas Instruments)IC FIXED-POINT DSP 532-FCBGA PDF资料下载
参数资料
| 型号： | TMS320C6414TBZLZA8 |
| 厂商： | Texas Instruments |
| 文件页数： | 119/146页 |
| 文件大小： | 0K |
| 描述： | IC FIXED-POINT DSP 532-FCBGA |
| 标准包装： | 60 |
| 系列： | TMS320C6414T/15T/16T |
| 类型： | 定点 |
| 接口： | 主机接口，McBSP，PCI，UTOPIA |
| 时钟速率： | 850MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 1.03MB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 532-BFBGA，FCBGA |
| 供应商设备封装： | 532-FCBGA（23x23） |
| 包装： | 托盘 |
| 配用： | TMDXEVM6452-ND - TMDXEVM6452 296-23038-ND - DSP STARTER KIT FOR TMS320C6416 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页当前第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
74
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
IEEE 1149.1 JTAG compatibility statement
The TMS320C6414T/15T/16T DSP requires that both TRST and RESET be asserted upon power up to be
properly initialized. While RESET initializes the DSP core, TRST initializes the DSP’s emulation logic. Both
resets are required for proper operation.
Note: TRST is synchronous and must be clocked by TCLK; otherwise, BSCAN may not respond as expected
after TRST is asserted.
While both TRST and RESET need to be asserted upon power up, only RESET needs to be released for the
DSP to boot properly. TRST may be asserted indefinitely for normal operation, keeping the JTAG port interface
and DSP’s emulation logic in the reset state. TRST only needs to be released when it is necessary to use a JTAG
controller to debug the DSP or exercise the DSP’s boundary scan functionality. RESET must be released only
in order for boundary-scan JTAG to read the variant field of IDCODE correctly. Other boundary-scan instructions
work correctly independant of current state of RESET.
For maximum reliability, the TMS320C6414T/15T/16T DSP includes an internal pulldown (IPD) on the TRST
pin to ensure that TRST will always be asserted upon power up and the DSP’s internal emulation logic will
always be properly initialized. JTAG controllers from Texas Instruments actively drive TRST high. However,
some third-party JTAG controllers may not drive TRST high but expect the use of a pullup resistor on TRST.
When using this type of JTAG controller, assert TRST to initialize the DSP after powerup and externally drive
TRST high before attempting any emulation or boundary scan operations.
Following the release of RESET, the low-to-high transition of TRST must be “seen” to latch the state of EMU1
and EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. For
more detailed information, see the terminal functions section of this data sheet.
Note: The DESIGN_WARNING section of the C6414T, C6415T, C6416T GLZ BSDL file contains information
and constraints regarding proper device operation while in Boundary Scan Mode.
For more detailed information on the C6414T/15T/16T JTAG emulation, see the TMS320C6000 DSP Designing
for JTAG Emulation Reference Guide (literature number SPRU641).
EMIF device speed
The rated EMIF speed, referring to both EMIFA and EMIFB, of these devices only applies to the SDRAM
interface when in a system that meets the following requirements:
1 chip-enable (CE) space (maximum of 2 chips) of SDRAM connected to EMIF
up to 1 CE space of buffers connected to EMIF
EMIF trace lengths between 1 and 3 inches
166-MHz SDRAM for 133-MHz operation (applies only to EMIFA)
143-MHz SDRAM for 100-MHz operation
Timing analysis must be done to verify all AC timings are met for all configurations. Verification of AC timings
is mandatory when using configurations other than those specified above. TI recommends utilizing I/O buffer
information specification (IBIS) to analyze all AC timings.
To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models
for Timing Analysis application report (literature number SPRA839).
To maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see
the Terminal Functions table for the EMIF output signals).
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JNY-IZ | CONVERTER MOD DC/DC 3.3V 16.5W |
| REC3-053.3SRW/H2/A | CONV DC/DC 3W 4.5-9VIN 3.3VOUT |
| RMC40DRTS-S734 | CONN EDGECARD 80POS DIP .100 SLD |
| HMC28DRYS-S734 | CONN EDGECARD 56POS DIP .100 SLD |
| RCB105DHFR | CONN EDGECARD 210POS .050 SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320C6414TBZLZW8 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320C6414TGLZ1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZ6 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZ7 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C6414TGLZ8 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。