- 您现在的位置：买卖IC网 > PDF目录19408 > TMS320C6414TBZLZA8 (Texas Instruments)IC FIXED-POINT DSP 532-FCBGA PDF资料下载
参数资料
| 型号： | TMS320C6414TBZLZA8 |
| 厂商： | Texas Instruments |
| 文件页数： | 120/146页 |
| 文件大小： | 0K |
| 描述： | IC FIXED-POINT DSP 532-FCBGA |
| 标准包装： | 60 |
| 系列： | TMS320C6414T/15T/16T |
| 类型： | 定点 |
| 接口： | 主机接口，McBSP，PCI，UTOPIA |
| 时钟速率： | 850MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 1.03MB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 532-BFBGA，FCBGA |
| 供应商设备封装： | 532-FCBGA（23x23） |
| 包装： | 托盘 |
| 配用： | TMDXEVM6452-ND - TMDXEVM6452 296-23038-ND - DSP STARTER KIT FOR TMS320C6416 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页当前第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
75
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
bootmode
The C6414T/15T/16T device resets using the active-low signal RESET. While RESET is low, the device is held
in reset and is initialized to the prescribed reset state. Refer to reset timing for reset timing characteristics and
states of device pins during reset. The release of RESET starts the processor running with the prescribed device
configuration and boot mode.
The C6414T/C6415T/C6416T has three types of boot modes:
D Host boot
If host boot is selected, upon release of RESET, the CPU is internally “stalled” while the remainder of the
device is released. During this period, an external host can initialize the CPU’s memory space as necessary
through the host interface, including internal configuration registers, such as those that control the EMIF or
other peripherals. For the C6414T device, the HPI peripheral is used for host boot. For the C6415T/C6416T
device, the HPI peripheral is used for host boot if PCI_EN = 0, and the PCI peripheral is used for host boot if
PCI_EN = 1. Once the host is finished with all necessary initialization, it must set the DSPINT bit in the HPIC
register to complete the boot process. This transition causes the boot configuration logic to bring the CPU
out of the “stalled” state. The CPU then begins execution from address 0. The DSPINT condition is not
latched by the CPU, because it occurs while the CPU is still internally “stalled”. Also, DSPINT brings the CPU
out of the “stalled” state only if the host boot process is selected. All memory may be written to and read by
the host. This allows for the host to verify what it sends to the DSP if required. After the CPU is out of the
“stalled” state, the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received.
D EMIF boot (using default ROM timings)
Upon the release of RESET, the 1K-Byte ROM code located in the beginning of CE1 is copied to address 0
by the EDMA using the default ROM timings, while the CPU is internally “stalled”. The data should be stored
in the endian format that the system is using. In this case, the EMIF automatically assembles consecutive
8-bit bytes to form the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA
as a single-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU
is released from the “stalled” state and starts running from address 0.
D No boot
With no boot, the CPU begins direct execution from the memory located at address 0. Note: operation is
undefined if invalid code is located at address 0.
reset
A hardware reset (RESET) is required to place the DSP into a known good state out of power-up. The RESET
signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages
have reached their proper operating conditions. As a best practice, reset should be held low during power-up.
Prior to deasserting RESET (low-to-high transition), the core and I/O voltages should be at their proper
operating conditions and CLKIN should also be running at the correct frequency.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JNY-IZ | CONVERTER MOD DC/DC 3.3V 16.5W |
| REC3-053.3SRW/H2/A | CONV DC/DC 3W 4.5-9VIN 3.3VOUT |
| RMC40DRTS-S734 | CONN EDGECARD 80POS DIP .100 SLD |
| HMC28DRYS-S734 | CONN EDGECARD 56POS DIP .100 SLD |
| RCB105DHFR | CONN EDGECARD 210POS .050 SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320C6414TBZLZW8 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320C6414TGLZ1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZ6 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZ7 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C6414TGLZ8 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。