- 您现在的位置：买卖IC网 > PDF目录17097 > TOOLSTICK300DC (Silicon Laboratories Inc)TOOLSTICK DAUGHTER CARD PDF资料下载
参数资料
| 型号： | TOOLSTICK300DC |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 149/178页 |
| 文件大小： | 0K |
| 描述： | TOOLSTICK DAUGHTER CARD |
| 标准包装： | 1 |
| 系列： | ToolStick |
| 类型： | MCU |
| 适用于相关产品： | C8051F300 |
| 所含物品： | 子卡 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页当前第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
C8051F300/1/2/3/4/5
72
Rev. 2.9
8.3.
Interrupt Handler
The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two prior-
ity levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies
according to the specific version of the device. Each interrupt source has one or more associated interrupt-
pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition,
the associated interrupt-pending flag is set to logic 1.
If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is
set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a prede-
termined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI
instruction, which returns program execution to the next instruction that would have been executed if the
interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the
hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-
less of the interrupt's enable/disable state.)
Each interrupt source can be individually enabled or disabled through the use of an associated interrupt
enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit
(IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables
all interrupt sources regardless of the individual interrupt-enable settings.
Note: Any instruction that clears the EA bit should be immediately followed by an instruction that
has two or more opcode bytes. For example:
// in 'C':
EA = 0;
// clear EA bit
EA = 0;
// ... followed by another 2-byte opcode
; in assembly:
CLR
EA
; clear EA bit
CLR
EA
; ... followed by another 2-byte opcode
If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears
the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. How-
ever, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is
followed by a multi-cycle instruction, the interrupt will not be taken.
Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR.
However, most are not cleared by the hardware and must be cleared by software before returning from the
ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI)
instruction, a new interrupt request will be generated immediately and the CPU will reenter the ISR after
the completion of the next instruction.
8.3.1. MCU Interrupt Sources and Vectors
The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pend-
ing flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU
will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associ-
ated vector addresses, priority order and control bits are summarized in Table 8.4 on page 74. Refer to the
datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt
conditions for the peripheral and the behavior of its interrupt-pending flag(s).
相关PDF资料 |
PDF描述 |
|---|---|
| TOOLSTICK411DC | TOOLSTICK DAUGHTER CARD |
| TOOLSTICK336DC | DAUGHTER CARD TOOLSTICK C8051F33 |
| SDR-2 | SCOTCH CODE REFILL # 2 |
| 0210490198 | CABLE JUMPER 1.25MM .127M 14POS |
| RSM08DRTH | CONN EDGECARD 16POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TOOLSTICK300PP | 功能描述:插座和适配器 Dev Tool for C8051F30X MCUs RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TOOLSTICK300SPP | 功能描述:插座和适配器 TS for F300-F305 SOIC 14 MCUs RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TOOLSTICK310PP | 功能描述:插座和适配器 C8051F310/12/14 F361 F364 F366 F368 RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TOOLSTICK311DC | 功能描述:子卡和OEM板 ToolStick C8051F311 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| TOOLSTICK311PP | 功能描述:插座和适配器 C8051F311/13/15 F362 F365 F367 F369 RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
发布紧急采购，3分钟左右您将得到回复。