参数资料
型号: TOOLSTICK300DC
厂商: Silicon Laboratories Inc
文件页数: 162/178页
文件大小: 0K
描述: TOOLSTICK DAUGHTER CARD
标准包装: 1
系列: ToolStick
类型: MCU
适用于相关产品: C8051F300
所含物品: 子卡
C8051F300/1/2/3/4/5
84
Rev. 2.9
9.1.
Power-On Reset
During powerup, the device is held in a reset state and the RST pin is driven low until VDD settles above
VRST. An additional delay occurs before the device is released from reset; the delay decreases as the VDD
ramp time increases (VDD ramp time is defined as how fast VDD ramps from 0 V to VRST). For valid ramp
times (less than 1 ms), the power-on reset delay (TPORDelay) is typically less than 0.3 ms.
Note: The maximum VDD ramp time is 1 ms; slower ramp times may cause the device to be
released from reset before VDD reaches the VRST level.
On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is
set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other
resets). Since all resets cause program execution to begin at the same location (0x0000) software can
read the PORSF flag to determine if a powerup was the cause of reset. The content of internal data mem-
ory should be assumed to be undefined after a power-on reset. The VDD monitor is disabled following a
power-on reset.
Power-On
Reset
VDD
Monitor
Reset
/RST
t
volt
s
1.0
2.0
Logic HIGH
Logic LOW
T
PORDelay
V
D
2.70
2.55
V
RST
VDD
Figure 9.2. Power-On and VDD Monitor Reset Timing
9.2.
Power-Fail Reset/VDD Monitor
When a power-down transition or power irregularity causes VDD to drop below VRST, the power supply
monitor will drive the RST pin low and hold the CIP-51 in a reset state (see Figure 9.2). When VDD returns
to a level above VRST, the CIP-51 will be released from the reset state. Note that even though internal data
memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below
the level required for data retention. If the PORSF flag reads ‘1’, the data may no longer be valid. The VDD
monitor is disabled after power-on resets; however its defined state (enabled/disabled) is not altered by
any other reset source. For example, if the VDD monitor is enabled and a software reset is performed, the
VDD monitor will still be enabled after the reset. The VDD monitor is enabled by writing a ‘1’ to the PORSF
相关PDF资料
PDF描述
TOOLSTICK411DC TOOLSTICK DAUGHTER CARD
TOOLSTICK336DC DAUGHTER CARD TOOLSTICK C8051F33
SDR-2 SCOTCH CODE REFILL # 2
0210490198 CABLE JUMPER 1.25MM .127M 14POS
RSM08DRTH CONN EDGECARD 16POS DIP .156 SLD
相关代理商/技术参数
参数描述
TOOLSTICK300PP 功能描述:插座和适配器 Dev Tool for C8051F30X MCUs RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
TOOLSTICK300SPP 功能描述:插座和适配器 TS for F300-F305 SOIC 14 MCUs RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
TOOLSTICK310PP 功能描述:插座和适配器 C8051F310/12/14 F361 F364 F366 F368 RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
TOOLSTICK311DC 功能描述:子卡和OEM板 ToolStick C8051F311 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
TOOLSTICK311PP 功能描述:插座和适配器 C8051F311/13/15 F362 F365 F367 F369 RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x