- 您现在的位置：买卖IC网 > PDF目录13101 > TPS51020DBTRG4 (Texas Instruments)IC DUAL DC/DC SYNC CTRLR 30TSSOP PDF资料下载
参数资料
| 型号： | TPS51020DBTRG4 |
| 厂商： | Texas Instruments |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | IC DUAL DC/DC SYNC CTRLR 30TSSOP |
| 标准包装： | 2,000 |
| 应用： | 控制器，DDR，DDR2 |
| 输入电压： | 4.5 V ~ 28 V |
| 输出数： | 2 |
| 输出电压： | 0.9 V ~ 24 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 30-TFSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 30-TSSOP |
| 包装： | 带卷 (TR) |
| 配用： | 296-18958-ND - EVAL MODULE FOR TPS51020-001 296-17268-ND - EVALUATION MODULE FOR TPS51100 296-12357-ND - EVAL MOD FOR TPS2330-185 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
TPS51020
SLUS564C ? JULY 2003 ? REVISED OCTOBER 2008
APPLICATION INFORMATION
OVERCURRENT PROTECTION
Overcurrent protection (OCP) is achieved by comparing the drain to source voltage of the high-side and low-side
MOSFET to a set point voltage. This voltage appears at the TRIPx pin and is defined by the conversion voltage,
typically VIN, minus the I × R drop of the I TRIP current flowing through the external resistor connected to the
conversion voltage. The offset of the internal comparators also plays a role in determining the overall accuracy
and set point of the OCP limit.
When the drain-to-source voltage of the synchronous MOSFET exceeds the set point voltage created by the
I × R drop (usually 20 mV to around 150 mV), the synchronous MOSFET on-time is extended into the next pulse
and the high-side MOSFET OCP comparator is enabled. If during the subsequent high-side on-time the
drain-to-source voltage of the high-side MOSFET exceeds the set point voltage, then the high-side on-time
pulse is terminated. This low-side extension/high-side termination action has the effect of decreasing the output
voltage until the UVP circuit is activated to turn off both the high-side and low-side drivers. The TPS51020 I TRIP
current has a temperature coefficient of 4200 PPM/ ° C.
The threshold voltage for the OCP comparator is set by I × R drop across the trip resistor. The I TRIP current is
12.5- μ A (typ) at R.T. so that the OCP point is given by following formula,
I OCP )
R TRIP +
R DS(on)
I RIPPLE
2
12.5 10 * 6
Precaution should be taken with board layout in order to design OCP point as desired. The conversion voltage
point must avoid high current path. Any voltage difference between the conversion point and VIN input for the
TPS51020 is included in the threshold voltage. VIN plane layout should consider the other channels
high-current path as well.
A brief discussion is required for TRIP2 function. When TRIP2 is connected, via a resistor to GND, only low-side
OCP is used. This is the case for cascade configuration been selected. In this mode, UVP does not play a roll
in the shut off action and there is only a short delay between the over current trigger level been hit and the power
MOSFETs turn off. However, as with UVP, the SSTRTx pins are discharged and both SMPS goes though a
restart.
LAYOUT CONSIDERATIONS
Below are some points to consider before the layout of the TPS51020 design begins.
D Signal GND and power GND should be isolated as much as possible, with a single point connection
between them.
D All sensitive analog components such as INV, SSTRT, SKIP, DDR, GND, REF_X, ENBL and PGOOD
should be reference to signal GND and be as short as possible.
D The source of low-side MOSFET, the Schottky diode anode, the output capacitor and OUTGND should be
referenced to power GND and be as short and wide as possible, otherwise signal GND is subject to the noise
of the outputs.
D PCB trace defined as the node of LL should be as short and wide as possible.
D Connections from the drivers to the gate of the power MOSFET should be as short and wide as possible
to reduce stray inductance and the noise at the LL node.
D The drain of high-side MOSFET, the input capacitor and the trip resistor should be as short and wide as
possible. For noise reduction, a 22-pF capacitor C TRIP can be placed in parallel with the trip resistor.
16
www.ti.com
相关PDF资料 |
PDF描述 |
|---|---|
| RCM43DCCI-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| AP1117KL-13 | IC REG LDO ADJ 1A TO263-3L |
| 200VXG470MEFCSN22X35 | CAP ALUM 470UF 200V 20% SNAP-IN |
| VE-J70-CZ-B1 | CONVERTER MOD DC/DC 5V 25W |
| C0603C0G1E5R6C | CAP CER 5.6PF 25V NP0 0201 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS51020EVM-001 | 功能描述:电源管理IC开发工具 TPS51020-001 Eval Mod RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| TPS5102DBT | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL, HIGH-EFFICIENCY CONTROLLER FOR NOTEBOOK PC POWER |
| TPS5102IDBR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| TPS5102IDBT | 功能描述:DC/DC 开关控制器 Dual Output Synch Buck Controller RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| TPS5102IDBTG4 | 功能描述:DC/DC 开关控制器 Dual Output Synch Buck Cntrlr RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
发布紧急采购，3分钟左右您将得到回复。