- 您现在的位置：买卖IC网 > PDF目录69521 > TPS65014RGZT (TEXAS INSTRUMENTS INC) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 PDF资料下载
参数资料
| 型号： | TPS65014RGZT |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 |
| 封装： | 7 X 7 MM, GREEN, PLASTIC, VQFN-48 |
| 文件页数： | 32/57页 |
| 文件大小： | 1289K |
| 代理商： | TPS65014RGZT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
www.ti.com
TPS65014
SLVS551 – DECEMBER 2004
Interrupt events are always captured; thus when an interrupt source is unmasked, INT may immediately go active
due to a previous interrupt condition. This can be prevented by first reading the relevant STATUS register before
unmasking the interrupt source.
If an interrupt condition occurs, then the INT pin is set low. The CHGSTATUS, REGSTATUS, and DEFGPIO
registers should be read. Bit positions containing a 1 (or possibly a 0 in DEFGPIO) are noted by the CPU and the
corresponding situation resolved. The reading of the CHGSTATUS and REGSTATUS registers automatically
acknowledges any interrupt condition in those registers and blocks the path to the INT pin from the relevant
bit(s). No interrupt should be missed during the read process because this process starts by latching the contents
of the register before shifting them out at SDAT. Once the contents have been latched (takes a couple of
nanoseconds), the register is free to capture new interrupt conditions. Hence, the probability of missing anything
is, for practical purposes, zero.
The following describes how registers 0x01 (CHGSTATUS) and 0x02 (REGSTATUS) are handled:
CHGSTATUS(5,0) are positive edge set. Read of set CHGSTATUS(5,0) bits sets ACKINT1(5,0) bits.
CHGSTATUS(7-6,4-1) are level set. Read of set CHGSTATUS(7-6,4-1) bits sets ACKINT1(7-6,4-1) bits.
CHGSTATUS(5,0) clear when input signal low, and ACKINT1(5,0) bits are already set.
CHGSTATUS(7-6,4-1) clear when input signal is low.
ACKINT1(7-0) clear when CHGSTATUS(7-0) is clear.
REGSTATUS(7-5) are positive edge set. Read of set REGSTATUS(7-5) bits sets ACKINT2(7-5) bits.
REGSTATUS(3-0) are level set. Read of set REGSTATUS(3-0) bits sets ACKINT2(3-0) bits.
REGSTATUS(7-5) clear when input signal low, and ACKINT1(7-5) bit are already set.
REGSTATUS(3-0) clear when input signal is low.
ACKINT2(7-0) clear when REGSTATUS(7-0) is clear.
The following describes the function of the 0x05 (ACKINT1) and 0x06 (ACKINT2) registers. These are not
usually written to by the CPU because the TPS65014 internally sets/clears these registers:
ACKINT1(7:0) - Bit is set when the corresponding CHGSTATUS set bit is read via I
2C.
ACKINT1(7:0) - Bit is cleared when the corresponding CHGSTATUS set bit clears.
ACKINT2(7:0) - Bit is set when the corresponding REGSTATUS set bit is read via I
2C.
ACKINT2(7:0) - Bit is cleared when the corresponding REGSTATUS set bit clears.
ACKINT1(7:0) - A bit set masks the corresponding CHGSTATUS bit from INT.
ACKINT2(7:0) - A bit set masks the corresponding REGSTATUS bit from INT.
The following describes the function of the 0x03 (MASK1), 0x04 (MASK2) and 0x0F (MASK3) registers:
MASK1(7:0) - A bit set in this register masks CHGSTATUS from INT.
MASK2(7:0) - A bit set in this register masks REGSTATUS from INT.
MASK3(7:4) - A bit set in this register detects a rising edge on GPIO.
MASK3(7:4) - A bit cleared in this register detects a falling edge on GPIO.
MASK3(3:0) - A bit set in this register clears GPIO Detect signal from INT.
GPIO interrupts are located by reading the 0x10 (DEFGPIO) register. The application CPU stores, or can read
from DEFGPIO<7:4>, which GPIO is set to input or output. This information together with the information on
which edge the interrupt was generated (the CPU either knows this or can read it from MASK3<7:4>) determines
whether the CPU is looking for a 0 or a 1 in DEFGPIO<3:0>. A GPIO interrupt is blocked from the INT pin by
setting the relevant MASK3<3:0> bit; this must be done by the CPU, there is no auto-acknowledge for the GPIO
interrupts.
38
相关PDF资料 |
PDF描述 |
|---|---|
| TPS65020RHAR | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQCC40 |
| TPS65021RHAR | 3-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC40 |
| TPS65021RHA | 3-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC40 |
| TPS65021RHAT | 3-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC40 |
| TPS650231RSB | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS65014RGZT | 制造商:Texas Instruments 功能描述:POWER M 2.5~6V FOR LI ION P 48QFN 制造商:Texas Instruments 功能描述:POWER M, 2.5~6V, FOR LI ION P, 48QFN |
| TPS65014RGZTG4 | 功能描述:电池管理 Li-Ion Powered Systems RoHS:否 制造商:Texas Instruments 电池类型:Li-Ion 输出电压:5 V 输出电流:4.5 A 工作电源电压:3.9 V to 17 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:VQFN-24 封装:Reel |
| TPS65020ARHAR | 制造商:Texas Instruments 功能描述: |
| TPS65020ARHAT | 制造商:Texas Instruments 功能描述: |
| TPS65020EVM-110 | 功能描述:电源管理IC开发工具 TPS65020-110 Eval Mod RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
发布紧急采购，3分钟左右您将得到回复。