参数资料
| 型号： | TRF3750IPWR |
| 厂商： | Texas Instruments |
| 文件页数： | 17/37页 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER PLL FREQ 16-TSSOP |
| 标准包装： | 2,000 |
| 类型： | PLL 频率合成器 |
| PLL： | 无 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 2.4GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 配用： | TRF3750T-1900EVM-ND - TRF3750T-1900EVM TRF3750Q1900EVM-ND - TRF3750Q1900EVM 296-20836-ND - EVALUATION MOD FOR CDCM7005-QFN 296-20835-ND - EVALUATION MOD FOR CDCM7005-BGA 296-20834-ND - EVALUATION MOD FOR CDC7005-QFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
TRF3750
SLWS146B MARCH 2004 REVISED AUGUST 2007
www.ti.com
24
Prescaler Selection
DB22DB23 of the function latch controls the prescaler value for the device. There are four possible settings
(9/9, 16/17, 32/33, 64/65). For example, setting (DB23, DB22) = (1,0) results in a prescaler choice of 32/33.
Initialization Latch / Programming After Power Up
Setting (DB1, DB0) = (1,1) selects the initialization latch. The make-up and programming of the initialization
latch is identical to that of the function latch. The difference here is that this latch can be used in order to program
the device at power up. When the initialization latch is programmed, an internal reset occurs at all the counters
(R, A, B) who become ready to get loaded, assuring that the next time data is loaded for the A and B counters
the device begins counting efficiently. Subsequent programming of the A and B counters will not, however,
cause this internal pulse to recur. This pulse is also used to gate the synchronous power down when that mode
is engaged. As soon as the device exits power down, the counting resumes promptly.
Alternate Ways of Programming After Power Up
In addition to the method of using the initialization latch described above, the user can also utilize the CE pin
to achieve initialization. Since the CE does not halt the operation of the serial port, the user can preprogram
the counters and as soon as the device is enabled, the counters operate and the device reaches a steady-state
and functions normally.
A third option in power up is the counter reset method. The function latch is programmed with the desired data,
and in addition DB2 (the counter reset bit) is set to 1. The R counter latch is programmed next, followed by the
N counter latch. Finally, the function latch is programmed again, but this time with a 0 in the bit DB2, disabling
the counter reset. The charge pump is 3-stated during the reset, but the synchronous power down is not
triggered.
Prescaler Resynchronization
DB22 and DB21 of the R counter latch are used to control the delay (DLY) and resynchronization (SYNC)
functions of the device. If SYNC is set to 1, then the output of the prescaler is resynchronized with the RF input.
In addition, if DLY is also 1, the output of the prescaler gets resynchronized with a delayed form of the RF input
signal. In either case, taking the SYNC to 0 reverts the device to normal operation.
The use of the SYNC and DLY functionality can improve the device’s phase noise performance by a few dBs.
It is, however, susceptible to potential malfunction, in case the chosen edge of the RF input coincides with the
prescaler. This phenomenon may be mitigated by using the DLY function, but is nonetheless unpredictable and
care should be applied, as fluctuations in temperature, supply and frequency can alter the point at which the
feature fails to operate. The normal operation of the device calls for both DLY and SYNC to be set to 0, which
is the way the TRF3750 has been characterized.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473E22F35SB | CONN PLUG 100POS STRAIGHT W/SCKT |
| M83723/78W20287 | CONN PLUG 28POS STRAIGHT W/PINS |
| M83723/78W20286 | CONN PLUG 28POS STRAIGHT W/PINS |
| MS27484E16B6PD | CONN PLUG 6POS STRAIGHT W/PINS |
| X9241AUSIT1 | IC XDCP QUAD 4X50K EE 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TRF3750IPWRG4 | 功能描述:时钟合成器/抖动清除器 High Perf Integer-N PLL Freq Synth RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| TRF3750IRGP | 功能描述:时钟合成器/抖动清除器 Hi Perform Integer-N PLL Freq Synthsizr RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| TRF3750IRGPG4 | 功能描述:时钟合成器/抖动清除器 Hi Perform Integer-N PLL Freq Synthsizr RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| TRF3750IRGPR | 功能描述:时钟合成器/抖动清除器 High Perf Integer-N PLL Freq Synth RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| TRF3750IRGPRG4 | 功能描述:时钟合成器/抖动清除器 High Perf Integer-N PLL Freq Synth RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。