- 您现在的位置：买卖IC网 > PDF目录297616 > TS83C51RD2ZZZ-VIA (ATMEL CORP) 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | TS83C51RD2ZZZ-VIA |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 27/72页 |
| 文件大小： | 698K |
| 代理商： | TS83C51RD2ZZZ-VIA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
Rev. B - Aug. 24, 1999
33
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can
clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled,
RI rises on stop bit instead of the last data bit (See Figure 14. and Figure 15.).
Figure 14. UART Timings in Mode 1
Figure 15. UART Timings in Modes 2 and 3
6.6.2 Automatic Address Recognition
The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled
(SM2 bit in SCON register is set).
Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by
allowing the serial port to examine the address of each incoming command frame. Only when the serial port
recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that
the CPU is not interrupted by command frames addressed to other devices.
If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit
takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the
device’s address and is terminated by a valid stop bit.
To support automatic address recognition, a device is identified by a given address and a broadcast address.
NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON
register in mode 0 has no effect).
Data byte
RI
SMOD0=X
Stop
bit
Start
bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0=1
RI
SMOD0=0
Data byte
Ninth
bit
Stop
bit
Start
bit
RXD
D8
D7
D6
D5
D4
D3
D2
D1
D0
RI
SMOD0=1
FE
SMOD0=1
相关PDF资料 |
PDF描述 |
|---|---|
| TS87C51RD2-VCM | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PDIP40 |
| TS83C51RC2ZZZ-VCA | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40 |
| TSB100010US | 40 A, BARRIER STRIP TERMINAL BLOCK |
| TSB12LV01AIPZ | 1 CHANNEL(S), 400M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| TSB150002 | 40 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS83C51RD2ZZZ-VIAD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RD2ZZZ-VIBB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RD2ZZZ-VIBD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RD2ZZZ-VIBR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RD2ZZZ-VIEB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。