- 您现在的位置：买卖IC网 > PDF目录69534 > TSA5059ATS/C1,118 (NXP SEMICONDUCTORS) PLL FREQUENCY SYNTHESIZER, 2700 MHz, PDSO16 PDF资料下载
参数资料
| 型号： | TSA5059ATS/C1,118 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 2700 MHz, PDSO16 |
| 封装： | PLASTIC, SSOP-16 |
| 文件页数： | 20/24页 |
| 文件大小： | 118K |
| 代理商： | TSA5059ATS/C1,118 |
2000 Oct 24
5
Philips Semiconductors
Product specication
2.7 GHz I2C-bus controlled low phase
noise frequency synthesizer
TSA5059A
PINNING
SYMBOL
PIN
DESCRIPTION
CP
1
charge pump output
XTAL
2
crystal oscillator input
XT/COMP
3
fxtal or fcomp signal output
AS
4
I2C-bus address selection input
SDA
5
I2C-bus serial data input/output
SCL
6
I2C-bus serial clock input
P3
7
general purpose output Port 3
P2
8
general purpose input/output Port 2
P1
9
general purpose input/output Port 1
P0
10
general purpose input/output Port 0
ADC
11
analog-to-digital converter input
VCC
12
supply voltage
RFA
13
RF signal input A
RFB
14
RF signal input B
GND
15
ground supply
DRIVE
16
external NPN drive output
handbook, halfpage
1
2
3
4
5
6
7
8
9
10
11
12
13
16
15
14
CP
XTAL
XT/COMP
AS
SDA
GND
RFB
RFA
VCC
ADC
P0
P1
SCL
P3
P2
DRIVE
TSA5059A
FCE713
Fig.2 Pin configuration.
FUNCTIONAL DESCRIPTION
The TSA5059A contains all the necessary elements but a
reference source, a loop filter and an external NPN
transistor to control a varicap tuned local oscillator forming
a phase locked loop frequency synthesized source. The IC
is designed in a high speed process with a fast phase
detector to allow a high comparison frequency to reach a
low phase noise level on the oscillator.
The block diagram is shown in Fig.1. The RF signal is
applied at pins RFA and RFB. Thanks to the input
preamplifier a good sensitivity is provided. The output of
the preamplifier is fed to the 17-bit programmable divider
either through a divide-by-two prescaler or directly.
Because of the internal high speed process, the RF divider
is working for a frequency up to 2.3 GHz, without the need
for the divide-by-two prescaler to be used. This prescaler
is needed for frequencies above 2.3 GHz.
The output of the 17-bit programmable divider fDIV is fed
into the phase comparator, where it is compared in both
phase and frequency with the comparison frequency fcomp.
This frequency is derived from the signal present at
pin XTAL, fxtal, divided down in the reference divider. It is
possible either to connect a quartz crystal to pin XTAL and
then using the on-chip crystal oscillator, or to feed this pin
with a reference signal from an external source.
The reference divider can have a dividing ratio selected
from 16 different values between 2 and 320 (see Table 8).
The output of the phase comparator drives the
charge pump and the loop amplifier section. This amplifier
requires the use of an external NPN transistor. Pin CP is
the output of the charge pump, and pin DRIVE is the pin to
connect the base of the external transistor. This transistor
has its emitter grounded and the collector drives the tuning
voltage to the varicap diode of the Voltage Controlled
Oscillator (VCO). The loop filter has to be connected
between pin CP and the collector of the external NPN
transistor.
In addition, it is possible to drive another PLL synthesizer,
or the clock input of a digital demodulation IC, from
pin XT/COMP. It is possible to select by software either
fxtal, the crystal oscillator frequency or fcomp, the frequency
present after the reference divider at this pin. It is also
possible to switch off this output, in case it is not used.
For test and alignment purposes, it is possible to release
the drive output to be able to apply an external voltage on
it, to select one of the three charge pump test modes, and
to monitor half the fDIV at Port P0. See Table 10 for all
possible modes.
Four open-collector output ports are provided on the IC for
general purpose; three of these can also be used as input
ports. A 3-bit ADC is also available.
The TSA5059A is controlled via the two-wire I2C-bus.
For programming, there is one 7-bit module address and
bit R/W for selecting READ or WRITE mode.
相关PDF资料 |
PDF描述 |
|---|---|
| TSA5060AT/C1,518 | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
| TSA5512M-T | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO20 |
| TSA5514T-T | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
| TSA5515T-T | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO14 |
| TSA5520MDK-T | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSA5059T | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059TS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5060A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.3 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5060AT | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.3 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5060AT/C1,518 | 功能描述:IC SYNTH FREQ 1.3GHZ 16-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
发布紧急采购，3分钟左右您将得到回复。