- 您现在的位置：买卖IC网 > PDF目录365968 > TSC21020F-20SB-E IC CYCLONE III FPGA 40K 780 FBGA PDF资料下载
参数资料
| 型号： | TSC21020F-20SB-E |
| 英文描述： | IC CYCLONE III FPGA 40K 780 FBGA |
| 中文描述： | 数字信号处理器| 32位|的CMOS | RAD数据通信硬| QFL | 256PIN |陶瓷 |
| 文件页数： | 7/51页 |
| 文件大小： | 763K |
| 代理商： | TSC21020F-20SB-E |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
7
TSC21020F
4153F
–
AERO
–
06/03
Figure 1.
TSC21020F Block Diagram
With a large number of buses connecting the registers to the computation units, data
flow between computation units and from/to off-chip memory is unconstrained and free
from bottlenecks. The 10-port register file and Harvard architecture of the TSC21020F
allow the following nine data transfers to be performed every cycle:
Off-chip read/write of two operands to or from the register file
Two operands supplied to the ALU
Two operands supplied to the multiplier
Two results received from the ALU and multiplier (three, if the ALU operation is a
combined addition/subtraction).
The processor's 48-bit orthogonal instruction word supports fully parallel data transfer
and arithmetic operations in the same instruction.
Address Generators and
Program Sequencer
Two dedicated address generators and a program sequencer supply addresses for
memory accesses. Because of this, the computation units need never be used to calcu-
late addresses. Because of its instruction cache, the TSC21020F can simultaneously
fetch an instruction and data values from both off-chip program memory and off-chip
data memory in a single cycle.
The data address generators (DAGs) provide memory addresses when external mem-
ory data is transferred over the parallel memory ports to or from internal registers. Dual
data address generators enable the processor to output two simultaneous addresses for
dual operand reads and writes. DAG 1 supplies 32-bit addresses to data memory. DAG
2 supplies 24-bit addresses to program memory for program memory data accesses.
Each DAG keeps track of up to eight address pointers, eight modifiers, eight buffer
length values and eight base values. A pointer used for indirect addressing can be mod-
ified by a value in a specified register, either before (premodify) or after (post-modify)
相关PDF资料 |
PDF描述 |
|---|---|
| TSC21020F-20SBP833 | FPGA, CYCLONE III, 40K LE, 240 PQFP Programmable Logic Type:FPGA; Logic IC function:FPGA; Logic IC family:Cyclone III; Logic IC Base Number:3; I/O lines, No. of:128; |
| TSC21020F-20SBSB | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSC | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL1 | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL2 | IC CYCLONE III FPGA 40K 484 UBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC21020F-20SBP833 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
发布紧急采购，3分钟左右您将得到回复。