- 您现在的位置：买卖IC网 > PDF目录365968 > TSC21020F-20SB-E IC CYCLONE III FPGA 40K 780 FBGA PDF资料下载
参数资料
| 型号： | TSC21020F-20SB-E |
| 英文描述： | IC CYCLONE III FPGA 40K 780 FBGA |
| 中文描述： | 数字信号处理器| 32位|的CMOS | RAD数据通信硬| QFL | 256PIN |陶瓷 |
| 文件页数： | 8/51页 |
| 文件大小： | 763K |
| 代理商： | TSC21020F-20SB-E |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
8
TSC21020F
4153F
–
AERO
–
06/03
the access. To implement automatic modulo addressing for circular buffers, the
TSC21020F provides buffer length registers that can be associated with each pointer.
Base values for pointers allow circular buffers to be placed at arbitrary locations. Each
DAG register has an alternate register that can be activated for fast context switching.
The program sequencer supplies instruction addresses to program memory. It controls
loop iterations and evaluates conditional instructions. To execute looped code with zero
overhead, the TSC21020F maintains an internal loop counter and loop stack. No explicit
jump or decrement instructions are required to maintain the loop.
The TSC21020F derives its high clock rate from pipelined fetch, decode and execute
cycles. Approximately 70% of the machine cycle is available for memory accesses; con-
sequently, TSC21020F systems can be built using slower and therefore less expensive
memory chips.
Instruction Cache
The program sequencer includes a high performance, selective instruction cache that
enables three-bus operation for fetching an instruction and two data values. This two-
way, set-associative cache holds 32 instructions. The cache is selective (only the
instructions whose fetches conflict with program memory data accesses are cached), so
the TSC21020F can perform a program memory data access and can execute the cor-
responding instruction in the same cycle. The program sequencer fetches the instruction
from the cache instead of from program memory, enabling the TSC21020F to simulta-
neously access data in both program memory and data memory.
Context Switching
Many of the TSC21020F
’
s registers have alternate register sets that can be activated
during interrupt servicing to facilitate a fast context switch. The data registers in the reg-
ister file, DAG registers and the multiplier result register all have alternate sets.
Registers active at reset are called primary registers; the others are called alternate reg-
isters. Bits in the MODE1 control register determine which registers are active at any
particular time.
The primary/alternate select bits for each half of the register file (top eight or bottom
eight registers) are independent. Likewise, the top four and bottom four register sets in
each DAG have independent primary/alternate select bits. This scheme allows passing
of data between contexts.
Interrupts
The TSC21020F has four external hardware interrupts, nine internally generated inter-
rupts, and eight software interrupts. For the external interrupts and the internal timer
interrupt, the TSC21020F automatically stacks the arithmetic status and mode (MODE1)
registers when servicing the interrupt, allowing five nesting levels of fast service for
these interrupts.
An interrupt can occur at any time while the TSC21020F is executing a program. Inter-
nal events that generate interrupts include arithmetic exceptions, which allow for fast
trap handling and recovery.
Timer
The programmable interval timer provides periodic interrupt generation. When enabled,
the timer decrements a 32-bit count register every cycle. When this count register
reaches zero, the TSC21020F generates an interrupt and asserts its TIMEXP output.
The count register is automatically reloaded from a 32-bit period register and the count
resumes immediately.
相关PDF资料 |
PDF描述 |
|---|---|
| TSC21020F-20SBP833 | FPGA, CYCLONE III, 40K LE, 240 PQFP Programmable Logic Type:FPGA; Logic IC function:FPGA; Logic IC family:Cyclone III; Logic IC Base Number:3; I/O lines, No. of:128; |
| TSC21020F-20SBSB | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSC | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL1 | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL2 | IC CYCLONE III FPGA 40K 484 UBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC21020F-20SBP833 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
发布紧急采购，3分钟左右您将得到回复。