- 您现在的位置：买卖IC网 > PDF目录365968 > TSC21020F-20SBSC IC CYCLONE III FPGA 40K 484UBGA PDF资料下载
参数资料
| 型号： | TSC21020F-20SBSC |
| 英文描述： | IC CYCLONE III FPGA 40K 484UBGA |
| 中文描述： | 数字信号处理器| 32位|的CMOS | RAD数据通信硬| QFL | 256PIN |陶瓷 |
| 文件页数： | 40/51页 |
| 文件大小： | 763K |
| 代理商： | TSC21020F-20SBSC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
40
TSC21020F
4153F
–
AERO
–
06/03
Figure 13.
Output Enable/Disable
Test Conditions
Output Disable Time
Output pins are considered to be disable when they stop driving, go into a high-imped-
ance state, and start to decay from their output high or low voltage. The time for the
voltage on the bus to decay by
V is dependent on the capacitive load, C
L
, and the load
current, I
L
. It can be approximated by the following equation:
The output disable time (t
DIS
) is the difference between t
MEASURED
and t
DECAY
as shown
in Figure 13. The time t
MEASURED
is the interval from when the reference signal switches
to when the output voltage decays
V from the measured output high or output low volt-
age. t
DECAY
is calculated with
V equal to 0.5V, and test loads C
L
and I
L
.
Output Enable Time
Output pins are considered to be enabled when they have made a transition from a
high-impedance state to when they start driving. The output enable time (t
ENA
) is the
interval from when a reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown in the Output Enable
/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement
value is that of the first pin to start driving.
t
DECAY
C
V
I
L
--------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| TSC21020F-20SBSL1 | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL2 | IC CYCLONE III FPGA 40K 484 UBGA |
| TSC21020F-20SBSL3 | IC CYCLONE III FPGA 55K 484FBGA |
| TSC21020F-20MA-E | IC CYCLONE III FPGA 16K 484FBGA |
| TSC21020F-20MAP833 | IC CYCLONE III FPGA 16K 484FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC21020F-20SBSL1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC2102BIDA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSC2102BIDAR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。