- 您现在的位置：买卖IC网 > PDF目录199480 > TSC8051C1XXX-12CGD 8-Bit Microcontroller for Digital Computer Monitors PDF资料下载
参数资料
| 型号： | TSC8051C1XXX-12CGD |
| 元件分类： | 8位微控制器 |
| 英文描述： | 8-Bit Microcontroller for Digital Computer Monitors |
| 中文描述： | 8位数字的电脑显示器微控制器 |
| 文件页数： | 4/31页 |
| 文件大小： | 321K |
| 代理商： | TSC8051C1XXX-12CGD |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
TSC8051C1
Rev. D (14 Jan. 97)
12
MATRA MHS
IE: Interrupt Enable Register
MSB
SFR A8h
LSB
EA
–
ES1
ES0
ET1
EX1
ET0
EX0
Symbol
Position
Name and Function
EX0
IE.0
Enable external interrupt 0.
ET0
IE.1
Enable timer 0 interrupt.
EX1
IE.2
Enable external interrupt 1.
ET1
IE.3
Enable timer 1 interrupt.
ES0
IE.4
Enable SIO0 (UART) interrupt.
ES1
IE.5
Enable SIO1 (I2C) interrupt.
–
IE.6
(Reserved).
EA
IE.7
Enable all interrupts.
6.8.2. Interrupt Priority Structure:
Each interrupt source can be assigned one of two priority
levels. Interrupt priority levels are defined by the
interrupt priority register (IP SFR). Setting a bit in the
interrupt priority register selects a high priority
interrupt, clearing it selects a low priority interrupt.
IP: Interrupt Priority Register
MSB
SFR B8h
LSB
–
PS1
PS0
PT1
PX1
PT0
PX0
Symbol
Position
Name and Function
PX0
IP.0
External interrupt 0 priority level.
PT0
IP.1
Timer 0 interrupt priority level.
PX1
IP.2
External interrupt 1 priority level.
PT1
IP.3
Timer 1 interrupt priority level.
PS0
IP.4
SIO0 (UART) interrupt priority level.
PS1
IP.5
SIO1 (I2C) interrupt priority level.
–
IP.6
(Reserved).
–
IP.7
(Unused).
A low priority interrupt service routine may be
interrupted by a high priority interrupt. A high priority
interrupt service routine cannot be interrupted by any
other interrupt source.
If two requests of different priority levels occur
simultaneously, the high priority level request is
serviced. If requests of same priority are received
simultaneously, an internal polling sequence determines
which request is serviced. Thus, within each priority
level, there is a second priority structure determined by
the polling sequence, as follows:
相关PDF资料 |
PDF描述 |
|---|---|
| TSC8051C1XXX-12CGR | 8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12IDD | 8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12IDR | 8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-16CAR | 8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-16CBR | 8-Bit Microcontroller for Digital Computer Monitors |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC8051C1XXX-12CGR | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12CHB | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12CHD | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12CHR | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:8-Bit Microcontroller for Digital Computer Monitors |
| TSC8051C1XXX-12CIB | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:8-Bit Microcontroller for Digital Computer Monitors |
发布紧急采购，3分钟左右您将得到回复。