参数资料
型号: TSC80C31-25IDD
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
封装: PLASTIC, QFP-44
文件页数: 37/132页
文件大小: 10886K
代理商: TSC80C31-25IDD
204
ATmega8535(L)
2502K–AVR–10/06
ator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt
can occur when the bit is changed.
Bit 6 – ACBG: Analog Comparator Bandgap Select
When this bit is set, a fixed bandgap reference voltage replaces the positive input to the
Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the
Bit 5 – ACO: Analog Comparator Output
The output of the Analog Comparator is synchronized and then directly connected to
ACO. The synchronization introduces a delay of 1 - 2 clock cycles.
Bit 4 – ACI: Analog Comparator Interrupt Flag
This bit is set by hardware when a comparator output event triggers the interrupt mode
defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if
the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when execut-
ing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a
logic one to the flag.
Bit 3 – ACIE: Analog Comparator Interrupt Enable
When the ACIE bit is written logic one and the I-bit in the Status Register is set, the Ana-
log Comparator Interrupt is activated. When written logic zero, the interrupt is disabled.
Bit 2 – ACIC: Analog Comparator Input Capture Enable
When written logic one, this bit enables the Input Capture function in Timer/Counter1 to
be triggered by the Analog Comparator. The comparator output is in this case directly
connected to the Input Capture front-end logic, making the comparator utilize the noise
canceler and edge select features of the Timer/Counter1 Input Capture interrupt. When
written logic zero, no connection between the analog comparator and the Input Capture
function exists. To make the comparator trigger the Timer/Counter1 Input Capture inter-
rupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set.
Bits 1, 0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select
These bits determine which comparator events that trigger the Analog Comparator Inter-
rupt. The different settings are shown in Table 80.
When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be dis-
abled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt
can occur when the bits are changed.
Table 80. ACIS1/ACIS0 Settings
ACIS1
ACIS0
Interrupt Mode
0
Comparator Interrupt on Output Toggle
01
Reserved
1
0
Comparator Interrupt on Falling Output Edge
1
Comparator Interrupt on Rising Output Edge
相关PDF资料
PDF描述
TSC80C31-36CDR 8-BIT, 36 MHz, MICROCONTROLLER, PQFP44
TSC80C31-40ICB 8-BIT, 40 MHz, MICROCONTROLLER, PQFP44
TSC80C51CXXX-25CEB 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
TSC80C51CXXX-40AF 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP44
TSC80C51XXX-12IFD 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
TSC80C31-25IDD/883 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
TSC80C31-25IDR/883 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
TSC80C31-25IDR/P883 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
TSC80C31-25IE 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
TSC80C31-25IEB/883 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller