- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC106AVG83CG (E2V TECHNOLOGIES PLC) PCI BUS CONTROLLER, CBGA303 PDF资料下载
参数资料
| 型号： | TSPC106AVG83CG |
| 厂商： | E2V TECHNOLOGIES PLC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, CBGA303 |
| 封装： | 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-303 |
| 文件页数： | 10/41页 |
| 文件大小： | 581K |
| 代理商： | TSPC106AVG83CG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
18
TSPC106A
2102C–HIREL–01/05
Interrupt, Clock and Power Management Signals
The TSPC106 coordinates interrupt, clocking, and power management signals across the memory bus, the PCI bus and
the 60x processor bus.
IEEE 1149.1 Interface Signals
To facilitate system testing, the TSPC106 provides a JTAG test access port that complies with the IEEE 1149.1 boundary-
scan specification.
Table 8. Interrupt, Clock and Power Management Signals
Signal
Signal Name
Number of
Pins
I/O
Signal Description
CKO
DWE2
Test clock
1
O
CKO provides a means to monitor the internal PLL output or the bus clock
frequency. The CKO clock should be used for testing purposes only. It is not
intended as a reference clock signal.
HRST
Hard reset
1
I
Initiates a complete hard reset of the TSPC106. During assertion, all bi-
directional signals are released to a high-impedance state and all output signals
are either in a high impedance or inactive state.
NMI
Nonmaskable
interrupt
1
I
Indicates that an external device (typically an interrupt controller) has detected a
catastrophic error. In response, the TSPC106 asserts MCP on the 60x
processor bus.
QACK
Quiesce
acknowledge
1
O
Indicates that the TSPC106 is in a low-power state. All bus activity that requires
snooping has terminated and the 60x processor may enter a low-power state.
QREQ
Quiesce request
1
I
Indicates that a 60x processor is requesting that all bus activity involving snoop
operations pause or terminate so that the 60x processor may enter a low-power
state.
SUSPEND
Suspend
1
I
Activates the suspend power-saving mode.
SYSCLK
System clock
1
I
SYSCLK sets the frequency of operation for the PCI bus and provides a
reference clock for the phase-locked loop (PLL) in the TSPC106. SYSCLK is
used to synchronize bus operations. Refer to section “Clocking” on page 19 for
more information.
Table 9. IEEE 1149.1 Interface Signals
Signal
Signal Name
Number of
Pins
I/O
Signal Description
TCK
JTAG test clock
1
I
Input signals to the test access port (TAP) are clocked in on the rising
edge of TCK. Changes to the TAP output signals occur on the falling
edge of TCK. The test logic allows TCK to be stopped.
TDO
JTAG test data
output
1
O
The contents of the selected internal instructions or data register are
shifted out onto this signal on the falling edge of TCK. TDO will remain
in a high-impedance state except when scanning of data is in progress.
TDI
JTAG test data
input
1
I
The value presented on this signal on the rising edge of TCK is clocked
into the selected JTAG test instruction or data register.
TMS
JTAG test mode
select
1I
This signal is decoded by the internal JTAG TAP controller to
distinguish the primary operation of the test support circuitry.
TRST
JTAG test reset
1
I
This input causes asynchronous initialization of the internal JTAG TAP
controller.
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC106AVGS66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC106AMGSU66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC603RMAB/Q6LC | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| TSPC860MHVGB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, CBGA357 |
| TSPC860MHMZPB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC106AVGS | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PCI Bus Bridge Memory Controller 66-83 MHz |
| TSPC106AVGS66CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS66CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。