参数资料
型号: UBA2070T/N1,518
厂商: NXP Semiconductors
文件页数: 6/20页
文件大小: 0K
描述: IC CCFL DRIVER 16-SOIC
标准包装: 1
类型: CCFL 驱动器
频率: 40.5 ~ 100 kHz
电流 - 电源: 1.5mA
电流 - 输出: 300mA
电源电压: 6V
工作温度: -25°C ~ 80°C
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
供应商设备封装: 16-SO
包装: 标准包装
其它名称: 568-4418-6

Philips Semiconductors
600 V CCFL ballast driver IC
FUNCTIONAL DESCRIPTION
Start-up state
Initial start-up can be achieved by charging C VDD using an
external start-up resistor. The start-up of the circuit is such,
that the MOSFETs T ls and T hs shall be non-conductive.
The circuit will be reset in the start-up state. If the V DD
supply reaches the value of V DD(high) the circuit starts
oscillating. A DC reset circuit is incorporated in the high
side (hs) driver. Below the lockout voltage at pin FV DD the
output voltage (V GH ? V SH ) is zero. The voltages at pins
CF and CT are zero during the start-up state.
Oscillation
The internal oscillator is a Voltage Controlled Oscillator
circuit (VCO) which generates a sawtooth waveform
between the high level at pin CF and 0 V (see Fig.4). The
frequency of the sawtooth is determined by C CF ,
R IREF and the voltage at pin CSW. The minimum and
maximum frequencies are determined by C CF and R IREF .
The minimum to maximum ratio is fixed internally. The
sawtooth frequency is twice the half bridge frequency. The
IC brings the MOSFETs T hs and T ls alternately into
conduction with a duty factor of 50%.The oscillator starts
oscillating at f max . During the first switching cycle the
MOSFET T ls is switched on. To charge the bootstrap
capacitor the first conduction time after the start-up state is
made extra long. In all other cases the duty factor at the
start is 50%.
Non-overlap time
The non-overlap time is realized with an Adaptive
Non-Overlap circuit (ANT). By using this circuit, the
application determines the duration of the non-overlap
time (determined by the slope of the half bridge voltage
and detected by the signal across R ACM ) and makes the
non-overlap time optimum for each frequency (see Fig.4).
The minimum non-overlap time is internally fixed. The
maximum non-overlap time is internally fixed at
approximately 25% of the bridge period time.
Timing circuit
A timing circuit is included (a clock generator) to determine
the maximum ignition time. The ignition time is defined as
1 pulse at pin CT; the lamp has to ignite within the duration
of this pulse. The timer circuit starts operating when a
critical value of the lamp voltage [V LVS(fail) ] is exceeded.
When the timer is not operating the capacitor at pin CT is
discharged by 1 mA to 0 V.
2002 Oct 24
6
Product speci?cation
UBA2070
Ignition state
After the start at f max the frequency will decrease due to
charging the capacitor at pin CSW with an internally fixed
current. During this continuous decrease in frequency, the
circuit approaches the resonant frequency of the lamp.
This will cause a high voltage across the lamp, which
ignites the lamp. The ignition voltage of the lamp is
designed to be above the V LVS(fail) level. If the lamp voltage
exceeds this voltage level the ignition timer is started (see
Fig.5).
Burn state
If the lamp voltage does not exceed the V LVS(max) level the
voltage at pin CSW will continue to increase until the
clamp level at pin CSW is reached. As a consequence the
frequency will decrease until the minimum frequency is
reached. When the frequency reaches its minimum level it
is assumed that the lamp has ignited, the circuit will enter
the burn state and the Average Current Sensor (ACS)
circuit will be enabled (see Fig.5). As soon as the average
voltage across R sense (measured at pin CS ? ) reaches the
reference level at pin CS+, the average current sensor
circuit will take over the control of the lamp current. The
average current through R sense is transferred to a voltage
at the voltage controlled oscillator to regulate the
frequency and, as a result, the lamp current.
Lamp failure
D URING IGNITION STATE
If the lamp fails to ignite, the voltage level increases. When
the lamp voltage exceeds the V LVS(max) level, the voltage
will be regulated at that level. The ignition timer is started
when the V LVS(fail) level is exceeded. If the voltage at
pin LVS is above the V LVS(fail) level at the end of the
ignition time the circuit stops oscillation and is forced into
a Power-down state (see Fig.6). This state is terminated by
switching off the V DD supply.
D URING BURN STATE
If the lamp fails during normal operation, the voltage
across the lamp will increase and the lamp voltage will
exceed the V LVS(fail) level. This forces the circuit to re-enter
the ignition state and results in an attempt to re-ignite the
lamp. If during restart the lamp still fails, the voltage
remains high until the end of the ignition time. At the end
of the ignition time the circuit stops oscillating and enters
the Power-down state (see Fig.7).
相关PDF资料
PDF描述
UBA2071ATS/N1,118 IC DVR HALF BRIDGE 24-SSOP
UC3843ANG IC REG CTRLR FLYBK ISO PWM 8-DIP
UC3844BVD1R2G IC REG CTRLR PWM CM 8-SOIC
UC3845NG IC REG CTRLR PWM CM 8-DIP
UCC28250PW IC REG CTRLR PWM CM/VM 20-TSSOP
相关代理商/技术参数
参数描述
UBA2071 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Half bridge control IC for CCFL backlighting
UBA2071AT 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Half bridge control IC for CCFL backlighting
UBA2071AT/N1,118 功能描述:显示驱动器和控制器 CCFL DRVR 14V 24-Pin RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel
UBA2071AT/N1118 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述:
UBA2071ATS 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Half bridge control IC for CCFL backlighting