
APPENDIX B LIST OF CAUTIONS
User’s Manual U17894EJ9V0UD
901
(2/35)
Chapter
Classification
Function
Details of
Function
Cautions
Page
Set PMC only once during the initial settings prior to operating the DMA controller.
Rewriting PMC other than during the initial settings is prohibited.
p.65
After setting PMC, wait for at least one instruction and access the mirror area.
p.65
PMC: Processor
mode control
register
When the
μPD78F1162 or 78F1162A is used, be sure to set bit 0 (MAA) of this
register to 0.
p.65
It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for
fetching instructions or as a stack area.
p.65
Internal data
memory space
While using the self-programming function, the area of FFE20H to FFEFFH cannot
be used as a stack memory. Furthermore, the areas of FCF00H to FD6FFH and
F8700H to F8EFFH also cannot be used with the
μPD78F1166 and 78F1166A, and
μPD78F1168 and 78F1168A, respectively.
pp.66,
SFR: Special
function register
area
Do not access addresses to which SFRs are not assigned.
79
Memory
space
2nd SFR:
Extended
special function
register
Do not access addresses to which the 2nd SFR is not assigned.
pp.66,
85
Since reset signal generation makes the SP contents undefined, be sure to initialize
the SP before using the stack.
p.75
The values of the stack pointer must be set to even numbers. If odd numbers are
specified, the least significant bit is automatically cleared to 0.
p.75
It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a
stack area.
p.75
SP: Stack
pointer
While using the self-programming function, the area of FFE20H to FFEFFH cannot
be used as a stack memory. Furthermore, the areas of FCF00H to FD6FFH and
F8700H to F8EFFH also cannot be used with the
μPD78F1166 and 78F1166A, and
μPD78F1168 and 78F1168A, respectively.
p.75
Chapter
3
Soft
Processor
registers
General-purpose
registers
It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for
fetching instructions or as a stack area.
p.76
P01/TO00
To use P01/TO00 as a general-purpose port, set bit 0 (TO00) of timer output register
0 (TO0) and bit 0 (TOE00) of timer output enable register 0 (TOE0) to “0”, which is
the same as their default status setting.
p.108
P02/SO10/TxD1,
P03/SI10/RxD1/
SDA10,
P04/SCK10/
SCL10
To use P02/SO10/TxD1, P03/SI10/RxD1/SDA10, or P04/SCK10/SCL10 as a
general-purpose port, note the serial array unit 0 setting. For details, refer to the
following tables.
Table 13-7 Relationship Between Register Settings and Pins (Channel 2 of Unit 0:
CSI10, UART1 Transmission, IIC10)
Table 13-8 Relationship Between Register Settings and Pins (Channel 3 of Unit 0:
UART1 Reception)
p.108
Chapter
4
Soft
Port
functions
P10/SCK00/
EX24,
P11/SI00/RxD0/
EX25,
P12/SO00/TxD0/
EX26,
P13/TxD3/EX27,
P14/RxD3/EX28
To
use
P10/SCK00/EX24,
P11/SI00/RxD0/EX25,
P12/SO00/TxD0/EX26,
P13/TxD3/EX27, or P14/RxD3/EX28 as a general-purpose port, note the serial array
unit setting. For details, refer to the following tables.
Table 13-5 Relationship Between Register Settings and Pins (Channel 0 of Unit 0:
CSI00, UART0 Transmission)
Table 13-6 Relationship Between Register Settings and Pins (Channel 1 of Unit 0:
CSI01, UART0 Reception)
Table 13-11 Relationship Between Register Settings and Pins (Channel 2 of Unit 1:
UART3 Transmission)
Table 13-12 Relationship Between Register Settings and Pins (Channel 3 of Unit 1:
UART3 Reception)
p.114