
APPENDIX B LIST OF CAUTIONS
User’s Manual U17894EJ9V0UD
927
(28/35)
Chapter
Cl
assi
fi
cati
on
Function
Details of
Function
Cautions
Page
The RMC register can be rewritten only in the low consumption current mode (refer
to Table 23-1). In other words, rewrite this register during CPU operation with the
subsystem clock (fXT) while the high-speed system clock (fMX) and internal high-
speed oscillation clock (fIH) are both stopped.
p.710
When using the setting fixed to the low consumption current mode, the RMC register
can be used in the following cases.
<When X1 clock is selected as the CPU clock>
fX
≤ 5 MHz and fCLK ≤ 5 MHz
<When the internal high-speed oscillation clock, external input clock, or subsystem
clock are selected for the CPU clock>
fCLK
≤ 5 MHz
p.710
Chapter
2
3
Soft
Regulator
RMC: Regulator
mode control
register
The self-programming function is disabled in the low consumption current mode.
p.710
Be sure to set FFH to 000C2H (000C2H/010C2H when the boot swap operation is
used).
p.712
000C0H/010C0H Set the same value as 000C0H to 010C0H when the boot swap operation is used
because 000C0H is replaced by 010C0H.
p.712
000C1H/010C1H Set the same value as 000C1H to 010C1H when the boot swap operation is used
because 000C1H is replaced by 010C1H.
p.712
000C2H/010C2H Set FFH to 010C2H when the boot swap operation is used because 000C2H is
replaced by 010C2H.
p.712
000C3H/010C3H Set the same value as 000C3H to 010C3H when the boot swap operation is used
because 000C3H is replaced by 010C3H.
p.713
000C0H/010C0H The watchdog timer continues its operation during self-programming of the flash
memory and EEPROM emulation.
During processing, the interrupt acknowledge
time is delayed.
Set the overflow time and window size taking this delay into
consideration.
p.714
Be sure to set bits 7 to 1 to “1”.
p.714
000C1H/010C1H
Even when the LVI default start function is used, if it is set to LVI operation
prohibition by the software, it operates as follows:
Does not perform low-voltage detection during LVION = 0.
If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU
starts after reset release. There is a period when low-voltage detection cannot be
performed normally, however, when a reset occurs due to WDT and illegal
instruction execution.
This is due to the fact that while the pulse width detected by LVI must be 200
μs
max., LVION = 1 is set upon reset occurrence, and the CPU starts operating
without waiting for the LVI stabilization time.
p.714
000C3H/010C3H Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value.
Be sure to set 000010B to bits 6 to 1.
p.715
Chapter
2
4
Soft
Option
byte
Setting of option
byte
To specify the option byte by using assembly language, use OPT_BYTE as the
relocation attribute name of the CSEG pseudo instruction. To specify the option byte
to 010C0H to 010C3H in order to use the boot swap function, use the relocation
attribute AT to specify an absolute address.
p.716
Chapter
2
5
Hard
Flash
memory
Security settings
After the security setting for the batch erase is set, erasure cannot be performed for
the device.
In addition, even if a write command is executed, data different from that which has
already been written to the flash memory cannot be written, because the erase
command is disabled.
p.728