
APPENDIX C REVISION HISTORY
User’s Manual U17894EJ9V0UD
937
(3/5)
Page
Description
Classification
CHAPTER 13 SERIAL ARRAY UNIT (continuation)
p.436
Change of Figure 13-37. Flowchart of Master Reception (in Single-Reception Mode)
(c)
p.437
Addition of Figure 13-38. Timing Chart of Master Reception (in Continuous Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)
(c)
p.438
Addition of Figure 13-39. Flowchart of Master Reception (in Continuous Reception Mode)
(c)
p.451
Change of Figure 13-51. Procedure for Resuming Slave Transmission
(b)
p.453
Change of Figure 13-53. Flowchart of Slave Transmission (in Single-Transmission Mode)
(c)
p.455
Change of Figure 13-55. Flowchart of Slave Transmission (in Continuous Transmission
Mode)
(c)
p.457
Change of Figure 13-56. Example of Contents of Registers for Slave Reception of 3-Wire
Serial I/O (CSI00, CSI01, CSI10, CSI20)
(c)
p.459
Change of Figure 13-59. Procedure for Resuming Slave Reception
(c)
p.461
Change of Figure 13-61. Flowchart of Slave Reception (in Single-Reception Mode)
(c)
p.463
Addition of Caution to Figure 13-62. Example of Contents of Registers for Slave
Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)
(c)
p.464
Addition of Caution to Figure 13-63. Initial Setting Procedure for Slave Transmission/Reception
(c)
p.466
Change of Figure 13-65. Procedure for Resuming Slave Transmission/Reception
(c)
p.468
Change of Figure 13-67. Flowchart of Slave Transmission/Reception (in Single-
Transmission/Reception Mode)
(c)
p.470
Change of Figure 13-69. Flowchart of Slave Transmission/Reception (in Continuous
Transmission/Reception Mode)
(c)
p.486
Change of Figure 13-79. Example of Contents of Registers for UART Reception of UART
(UART0, UART1, UART2, UART3) (1/2)
(c)
p.489
Change of Figure 13-82. Procedure for Resuming UART Reception
(c)
p.491
Change of Figure 13-84. Flowchart of UART Reception
(c)
p.505
Change of 13.7 Operation of Simplified I
2C (IIC10, IIC20) Communication
(c)
p.506
Change of transfer rate in 13.7.1 Address field transmission
(b)
p.511
Change of transfer rate in 13.7.2 Data transmission
(b)
p.514
Change of error detection flag and transfer rate in 13.7.3 Data reception
(b)
p.519
Addition of Caution to 13.7.5 Calculating transfer rate
(c)
p.519
Change of Remark in 13.7.5 Calculating transfer rate
(c)
p.522
Addition of Figure 13-105. Processing Procedure in Case of Parity Error or Overrun Error
(c)
CHAPTER 14 SERIAL INTERFACE IIC0
p.539
Change of description of STT0 bit in Figure 14-6. Format of IIC Control Register 0 (IICC0) (3/4)
(c)
CHAPTER 16 DMA CONTROLLER
p.611
Addition of Note to Figure 16-4. Format of DMA Mode Control Register n (DMCn) (1/2)
(c)
p.617
Change of description in 16.5.1 CSI consecutive transmission
(c)
p.618
Change of description in Figure 16-7. Setting Example of CSI Consecutive Transmission
(c)
pp.619, 620
Addition of 16.5.2 CSI master reception
(c)
pp.621, 622
Addition of 16.5.3 CSI transmission/reception
(c)
p.627
Change of description in 16.5.6 Holding DMA transfer pending by DWAITn
(c)
Remark
“Classification” in the above table classifies revisions as follows.
(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
(d): Addition/change of package, part number, or management division, (e): Addition/change of related
documents