- 您现在的位置：买卖IC网 > PDF目录202171 > V53C8125HT50 (MOSEL-VITELIC) 128K X 8 FAST PAGE DRAM, 50 ns, PDSO28 PDF资料下载
参数资料
| 型号： | V53C8125HT50 |
| 厂商： | MOSEL-VITELIC |
| 元件分类： | DRAM |
| 英文描述： | 128K X 8 FAST PAGE DRAM, 50 ns, PDSO28 |
| 封装： | TSOP1-28 |
| 文件页数： | 15/17页 |
| 文件大小： | 1527K |
| 代理商： | V53C8125HT50 |
7
MOSEL VITELIC
V53C8125H
V53C8125H Rev. 1.7 August 1998
Notes:
1.
ICC is dependent on output loading when the device output is selected. Specified ICC (max.) is measured with the
output open.
2.
ICC is dependent upon the number of address transitions. Specified ICC (max.) is measured with a maximum of two
transitions per address cycle in Fast Page Mode.
3.
Specified VIL (min.) is steady state operating. During transitions, VIL (min.) may undershoot to 1.0 V for a period
not to exceed 20 ns. All AC parameters are measured with VIL (min.) ≥ VSS and VIH (max.) ≤ VCC.
4.
tRCD (max.) is specified for reference only. Operation within tRCD (max.) limits insures that tRAC (max.) and tCAA
(max.) can be met. If tRCD is greater than the specified tRCD (max.), the access time is controlled by tCAA and tCAC.
5.
Either tRRH or tRCH must be satisified for a Read Cycle to occur.
6.
Measured with a load equivalent to two TTL inputs and 50 pF.
7.
Access time is determined by the longest of tCAA, tCAC and tCAP.
8.
Assumes that tRAD ≤ tRAD (max.). If tRAD is greater than tRAD (max.), tRAC will increase by the amount that tRAD
exceeds tRAD (max.).
9.
Assumes that tRCD ≤ tRCD (max.). If tRCD is greater than tRCD (max.), tRAC will increase by the amount that tRCD
exceeds tRCD (max.).
10.
Assumes that tRAD ≥ tRAD (max.).
11.
Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference
point only. If tRAD is greater than the specified tRAD (max.) limit, the access time is controlled by tCAA and tCAC.
12.
tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters.
13.
tWCS (min.) must be satisfied in an Early Write Cycle.
14.
tDS and tDH are referenced to the latter occurrence of CAS or WE.
15.
tT is measured between VIH (min.) and VIL (max.). AC-measurements assume tT = 3 ns.
16.
Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17.
An initial 200
s pause and 8 RAS-containing cycles are required when exiting an extended period of bias without
clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
相关PDF资料 |
PDF描述 |
|---|---|
| V53C8125LK60LE | 128K X 8 FAST PAGE DRAM, 60 ns, PDSO24 |
| V54C3128404VBI6I | 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| V54C3128404VBJ8PC | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| V54C3128804VBLT7 | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| V54C3128804VBT7PC | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V53C8256HP45 | 制造商:Mosel Vitelic Corporation 功能描述: |
| V53C864K10L | 制造商:VITELIC 功能描述: |
| V53C864K80L | 制造商:VITELIC 功能描述: |
| V5-4/RK 4-0.3/0.3/0.3 | 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 4m, PVC, Yellow |
| V-5410EK | 制造商:Honeywell Sensing and Control 功能描述:V Basics |
发布紧急采购，3分钟左右您将得到回复。