- 您现在的位置：买卖IC网 > PDF目录202172 > V58C2256404SCLS7I (PROMOS TECHNOLOGIES INC) 64M X 4 DDR DRAM, 0.75 ns, PBGA60 PDF资料下载
参数资料
| 型号： | V58C2256404SCLS7I |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 64M X 4 DDR DRAM, 0.75 ns, PBGA60 |
| 封装： | MO-233, FBGA-60 |
| 文件页数： | 35/61页 |
| 文件大小： | 917K |
| 代理商： | V58C2256404SCLS7I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
40
V58C2256(804/404/164)SC*I Rev. 1.3 March 2006
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SC*I
NOTES: (continued)
4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input
timing is still referenced to VREF (or to the crossing point for CK/CK), and parameter specifications
are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate
for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will
effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long
as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. VREF is expected to equal VDDQ/2 of the transmit-ting device and to track variations in the DC level
of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value.
Thus, from VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise.
7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected
to be set equal to VREF and must track variations in the DC level of VREF.
8. VID is the magnitude of the difference between the input level on CK and the input level on CK.
9. The value of VIX is expected to equal VDDQ/2 of the transmitting device and must track variations in the
DC level of the same.
10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle
time at CL = 2 for -6, -7 with the outputs open.
11. Enables on-chip refresh and address counters.
12. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
13. This parameter is sampled. VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V, VREF = VSS, f = 100 MHz, T A = 25°C,
VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they
are matched in loading.
14. Command/Address input slew rate = 0.5V/ns. For -5, -6, and -7 with slew rates 1V/ns and faster, tIS and tIH are
reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: tIS and tIH has an additional 50ps per
each 100mV/ns reduction in slew rate from the 500mV/ns. If the slew rate exceeds 4.5V/ns, functionality is uncertain.
15. The CK/CK input reference level (for timing referenced to CK/CK) is the point at which CK and CK cross; the input
reference level for signals other than CK/CK is VREF.
16. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes,
CKE 0.3 x VDDQ is recognized as LOW.
17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
18. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters
are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins
driving (LZ).
19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this
parameter, but system performance (bus turnaround) will degrade accordingly.
20. This is not a device limit. The device will operate with a negative value, but system performance could be
degraded due to bus turnaround.
21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS
going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous
WRITE was in progress, DQS could be HIGH during this time, depending on tDQSS.
22. MIN (tRC or tRFC) for IDD measurements is the smallest multiple of tCK that meets the minimum absolute value
for the respective parameter. tRAS (MAX) for IDD measurements is the largest multiple of tCK that
meets the maximum absolute value for tRAS.
相关PDF资料 |
PDF描述 |
|---|---|
| V58C2256404SHUT6E | 64M X 4 DDR DRAM, PDSO66 |
| V58C2256804SHLJ5E | 32M X 8 DDR DRAM, PBGA60 |
| V58C2256804SHUE6E | 32M X 8 DDR DRAM, PDSO66 |
| V58C2256804SHUR6 | 32M X 8 DDR DRAM, PBGA60 |
| V58C2256324SHUZ5I | 8M X 32 DDR DRAM, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V58C2256804S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256804SAT-5 | 制造商:Mosel Vitelic Corporation 功能描述:SDRAM, DDR, 32M x 8, 66 Pin, Plastic, TSSOP |
| V58C265164S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
| V58C265804S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8 |
发布紧急采购，3分钟左右您将得到回复。