UC2875EP
PHASE SHIFT RESONANT CONTROLLER
SGLS233A FEBRUARY 2004 REVISED DECEMBER 2008
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Controlled Baseline
One Assembly/Test Site, One Fabrication
Site
D Extended Temperature Performance of
25
°C to 110°C
D Enhanced Diminishing Manufacturing
Sources (DMS) Support
D Enhanced Product Change Notification
D Qualification Pedigree
D Zero to 100% Duty Cycle Control
D Programmable Output Turn-On Delay
D Compatible with Voltage or Current Mode
Topologies
D Practical Operation at Switching
Frequencies to 1 MHz
D Four 2 A Totem Pole Outputs
D 10 MHz Error Amplifier
D Under-Voltage Lockout
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
D Low Startup Current 150 mA
D Outputs Active Low During UVLO
D Soft-Start Control
D Latched Over-Current Comparator With Full
Cycle Restart
D Trimmed Reference
description/ordering information
The UC2875 integrated circuit implements control of a bridge power stage by phase-shifting the switching of
one half-bridge with respect to the other, allowing constant frequency pulse-width modulation in combination
with resonant, zero-voltage switching for high efficiency performance at high frequencies. This circuit may be
configured to provide control in either voltage or current mode operation, with a separate over-current shutdown
for fast fault protection.
A programmable time delay is provided to insert a dead-time at the turn-on of each output stage. This delay,
providing time to allow the resonant switching action, is independently controllable for each output pair (AB,
CD).
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
25
°C to 110°C
SOP DW
Tape and reel
UC2875SDWREP
UC2875SEP
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2004 2008 Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DW PACKAGE
(TOP VIEW)
NC = No Connect
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VREF
E/AOUT
EA
EA+
CS+
SOFTSTART
GND
DELAYSET CD
NC
OUTD
OUTC
VC
GND
RAMP
SLOPE
CLOCKSYNC
FREQSET
DELAYSET AB
GND
NC
OUTA
OUTB
PWRGND
VIN