- 您现在的位置：买卖IC网 > PDF目录140427 > W25Q16CVZPIG (WINBOND ELECTRONICS CORP) 16M X 1 SPI BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | W25Q16CVZPIG |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 16M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| 封装： | 6 X 5 MM, GREEN, WSON-8 |
| 文件页数： | 41/79页 |
| 文件大小： | 1131K |
| 代理商： | W25Q16CVZPIG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
W25Q16CV
- 46 -
DO
(IO
1)
7.2.26 Chip Erase (C7h / 60h)
The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write
Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “C7h” or “60h”. The Chip Erase instruction sequence is shown in Figure 24.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase
instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will
commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress,
the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY
bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept
other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the
Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection
table).
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Mode 0
Mode 3
Instruction (C7h/60h)
High Impedance
Figure 24. Chip Erase Instruction Sequence Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| W25Q16CVTCIP | 16M X 1 SPI BUS SERIAL EEPROM, PBGA24 |
| WF2M32S-100GTI | 8M X 8 FLASH 5V PROM MODULE, 100 ns, CQFP68 |
| WE128K8-200CQ | 128K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| WS512K32F-20H2C | 2M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CHMA66 |
| WS512K32F-25G2TQA | 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQMA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q16CVZPIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16DVDAIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16DVDAIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16DVDAIQ | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16DVSFIG | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 16MBIT 104MHZ 16SOIC |
发布紧急采购，3分钟左右您将得到回复。