- 您现在的位置：买卖IC网 > PDF目录276857 > W3EG7266S202D3G (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF资料下载
参数资料
| 型号： | W3EG7266S202D3G |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封装： | DIMM-184 |
| 文件页数： | 8/12页 |
| 文件大小： | 173K |
| 代理商： | W3EG7266S202D3G |
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
W3EG7266S-D3
October 2005
Rev. 3
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
Recommended operating conditions, 0°C
≤ TA ≤ 70°C, VCC = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR266@CL=2
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
1170
1035
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
1440
1305
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
45
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
405
360
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-Down
mode; tCK (MIN); CKE=(low)
315
270
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
450
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
1485
1305
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
1440
1215
rnA
Auto Refresh
Current
IDD5
tRC = tRC (MIN)
2610
2520
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
45
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
3600
3150
mA
相关PDF资料 |
PDF描述 |
|---|---|
| WF512K32N-90G1UM5A | 512K X 32 FLASH 5V PROM MODULE, 90 ns, CQFP68 |
| WEDPND16M72S-266BC | 16M X 72 DDR DRAM, 0.75 ns, PBGA219 |
| WMS512K8-20FFIA | 512K X 8 STANDARD SRAM, 20 ns, DFP32 |
| WMS512K8-17FQA | 512K X 8 STANDARD SRAM, 17 ns, CDFP36 |
| WMS512K8-20CLQ | 512K X 8 STANDARD SRAM, 20 ns, CQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W3EG7266S262AD4 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S262AD4I | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S262BD4 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S262BD4I | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S262D3 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL |
发布紧急采购，3分钟左右您将得到回复。