- 您现在的位置：买卖IC网 > PDF目录245689 > W49F002U70BN (WINBOND ELECTRONICS CORP) 256K X 8 FLASH 5V PROM, 70 ns, PDIP32 PDF资料下载
参数资料
| 型号： | W49F002U70BN |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 256K X 8 FLASH 5V PROM, 70 ns, PDIP32 |
| 封装： | PLASTIC, DIP-32 |
| 文件页数： | 30/30页 |
| 文件大小： | 0K |
| 代理商： | W49F002U70BN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页
W49F002U
Publication Release Date: April 19, 2005
- 9 -
Revision A7
completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on DQ0 –
DQ6 may be still invalid. The valid data on DQ0
DQ7 will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm, or sector erase time-out (see "Command Definitions").
See " #DATA Polling During Embedded Algorithm Timing Diagrams".
6.4.2 DQ6: Toggle Bit
The W49F002U also features the "Toggle Bit" as a method to indicate to the host system that the
embedded algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling)
data from the device at any address will result in DQ6 toggling between one and zero. Once the
Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be
read on the next successive attempt. During programming, the Toggle Bit is valid after the rising edge
of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid after the
rising edge of the sixth #WE pulse in the six write pulse sequence. For Sector erase, the Toggle Bit is
valid after the last rising edge of the sector erase #WE pulse. The Toggle Bit is active during the sector
erase time-out.
7. TABLE OF OPERATING MODES
7.1
Device Bus Operations
PIN
MODE
#CE
#OE
#WE
#RESET
A0
A17
DQ0
DQ7
Read
VIL
VIH
Ain
Dout
Write
VIL
VIH
VIL
VIH
Ain
Din
VIH
X
VIL
X
High Z/DOUT
Write Inhibit
VIH
X
VIH
X
High Z/DOUT
Standby
VIH
X
VIH
X
High Z
Output Disable
VIL
VIH
X
High Z
Reset
X
VIL
X
High Z
相关PDF资料 |
PDF描述 |
|---|---|
| W3EG2256M72ASSR202AJD3SG | 512M X 72 DDR DRAM MODULE, 0.8 ns, DMA184 |
| WED3DG644V75D1-S | 4M X 64 SYNCHRONOUS DRAM MODULE, ZMA144 |
| WF128K32N-120H1M | 512K X 8 FLASH 12V PROM MODULE, 120 ns, CHIP66 |
| WS1M32-35G4DI | 4M X 8 MULTI DEVICE SRAM MODULE, 35 ns, QMA68 |
| WPS512K32-35MZC | 512K X 32 MULTI DEVICE SRAM MODULE, 35 ns, ZMA72 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W49F002U-90B | 制造商:WINBOND 制造商全称:Winbond 功能描述:256K X 8 CMOS FLASH MEMORY |
| W49F002UP12B | 制造商:WINBOND 制造商全称:Winbond 功能描述:256K X 8 CMOS FLASH MEMORY |
| W49F002UP70B | 制造商:WINBOND 制造商全称:Winbond 功能描述:256K X 8 CMOS FLASH MEMORY |
| W49F002UP90B | 制造商:WINBOND 制造商全称:Winbond 功能描述:256K X 8 CMOS FLASH MEMORY |
| W49F002UT12B | 制造商:WINBOND 制造商全称:Winbond 功能描述:256K X 8 CMOS FLASH MEMORY |
发布紧急采购，3分钟左右您将得到回复。