- 您现在的位置：买卖IC网 > PDF目录68459 > W6694ACD (WINBOND ELECTRONICS CORP) DATACOM, ISDN CONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | W6694ACD |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, ISDN CONTROLLER, PQFP48 |
| 封装： | 7 X 7 MM, 1.40 MM HEIGHT, LQFP-48 |
| 文件页数： | 19/42页 |
| 文件大小： | 567K |
| 代理商： | W6694ACD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
Preliminary Data Sheet
W6694A USB-ISDN S/T-Controller
-26-
Publication Release Date: May, 2001
Revision 1.03
8.2.2 Command Register 1
CMDR1
Write
Address 01h
Value after reset: 00h
Writing 1 to the following bits will activate each corresponding function. Writing 0 to these bits has no effect.
7
6
5
4
3
2
1
0
DXRST
DRRST
DXEN
DREN
SRST
CISOE
DLP
RLP
DXRST D Channel Transmitter Reset
Setting this bit resets D channel transmitter, and clear transmit FIFO (XFIFO). The transmitter will immediately
transmit inter frame time fill pattern (all 1’s) to D channel in ISDN layer 1, but the XFIFO is disabled (not active).
Software must issue DXEN to enable (activate) D channel XFIFO. After reset is done, this bit becomes 0. If this bit
and DXEN bit are set at the same time, the reset action will be performed first and completed, then DXEN actions
will follow.
DRRST D Channel Receiver Reset
Setting this bit resets D channels receiver, and clear receive FIFO (RFIFO). The D channels is disabled (not active).
Software must issue DREN to enable (activate) D channel RFIFO, in order to receive D channel data from ISDN,
and send data to USB. After reset is done, this bit becomes 0. If this bit and DREN bit are set at the same time, the
reset action will be performed first and completed, then other actions will follow.
DXEN D Channel Transmit FIFO Enable
Setting this bit enables D channel transmit FIFO (XFIFO). After enabled, the D channel XFIFO will begin to
receive D channel data from USB, and send data to ISDN. After enabled, this bit becomes 0.
DREN D Channel Receive FIFO Enable
Setting this bit enables D channel receive FIFO (RFIFO). After enabled, the D channel RFIFO will begin to receive
D channel data from ISDN, and send data to USB. After enabled, this bit becomes 0.
SRST
Software Reset
Setting this bit internally generates a software-reset signal. The effect of this reset signal is equivalent to hardware-
reset pin, except that the USB circuit and all USB configured data are not reset. This bit must be set along, i.e., all
other bits in this register must not set at the same time. This bit is not auto-clear, once this bit is set to 1, software
must write 0 to this bit to exit from the reset mode. In the reset-mode the chip will not function properly.
CISOE Clear Isochronous-OUT Error
Setting this bit clears error-indication bit ISOE indicating Isochronous-OUT error. The ISOE bit is carried by
Isochronous-IN packet. After cleared, this bit becomes 0.
DLP
Digital Loop back
Setting this bit activates the digital loop back function. The transmitted digital 2B+D channels are looped to the
received 2B+D channels. Note that after hardware reset, the internal clocks will turn off if the S bus is not connected
or if there is no signal on the S bus. In this case, the C/I command ECK (value 0) must be issued through register
CIX to enable loop back function.
This bit remains set, until cleared by software reset (SRST).
RLP
Remote Loop back
相关PDF资料 |
PDF描述 |
|---|---|
| W671320P | TELECOM-SLIC, PQCC28 |
| W671361P | TELECOM-SLIC, PQCC28 |
| W671361Y | TELECOM-SLIC, QCC32 |
| W671310P | TELECOM-SLIC, PQCC28 |
| W671340P | TELECOM-SLIC, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W6694CD | 制造商:WINBOND 制造商全称:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W66ARX-18 | 制造商:Magnecraft 功能描述: |
| W66MAF185X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| W66R_1G WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| W66TX-25 | 制造商:Magnecraft 功能描述: |
发布紧急采购，3分钟左右您将得到回复。