- 您现在的位置：买卖IC网 > PDF目录276869 > W9864G6JH-6I (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W9864G6JH-6I |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| 封装： | 0.400 INCH, ROHS COMPLIANT, TSSOP2-54 |
| 文件页数： | 3/43页 |
| 文件大小： | 662K |
| 代理商： | W9864G6JH-6I |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
W9864G6JH
Publication Release Date: Aug. 31, 2010
- 11 -
Revision A02
7.17 Power Down Mode
The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are
gated off to reduce the power. The Power Down mode does not perform any refresh operations,
therefore the device can not remain in Power Down mode longer than the Refresh period (tREF) of the
device.
The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation
Command is required on the next rising clock edge, depending on tCK. The input buffers need to be
enabled with CKE held high for a period equal to tCKS (min.) + tCK (min.).
7.18 No Operation Command
The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to
prevent the SDRAM from registering any unwanted commands between operations. A No Operation
Command is registered when CS is low with RAS , CAS , and WE held high at the rising edge of
the clock. A No Operation Command will not terminate a previous operation that is still executing,
such as a burst read or write cycle.
7.19 Deselect Command
The Deselect Command performs the same function as a No Operation Command. Deselect
Command occurs when CS is brought high, the RAS , CAS , and WE signals become don't Care.
7.20 Clock Suspend Mode
During normal access mode, CKE must be held high enabling the clock. When CKE is registered low
while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode
deactivates the internal clock and suspends any clocked operation that was currently being executed.
There is a one clock delay between the registration of CKE low and the time at which the SDRAM
operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are
issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay
from when CKE returns high to when Clock Suspend mode is exited.
相关PDF资料 |
PDF描述 |
|---|---|
| WS32K32N-85HC | 128K X 8 MULTI DEVICE SRAM MODULE, 85 ns, CHIP66 |
| WF512K64-120G4WI5A | 4M X 8 FLASH 5V PROM MODULE, 120 ns, CQMA116 |
| WMS512K8-15FIA | 512K X 8 STANDARD SRAM, 15 ns, CDFP36 |
| WMS512K8-17FI | 512K X 8 STANDARD SRAM, 17 ns, CDFP36 |
| WMS512K8-35FC | 512K X 8 STANDARD SRAM, 35 ns, CDFP36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9864G6JH-6I/TRAY | 制造商:Winbond Electronics Corp 功能描述: |
| W9864G6JH-7 | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JH-7S | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JT | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM |
| W9864G6JT-6 | 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 54TFBGA |
发布紧急采购，3分钟左右您将得到回复。