- 您现在的位置：买卖IC网 > PDF目录276869 > W9864G6JH-6I (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W9864G6JH-6I |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| 封装： | 0.400 INCH, ROHS COMPLIANT, TSSOP2-54 |
| 文件页数： | 39/43页 |
| 文件大小： | 662K |
| 代理商： | W9864G6JH-6I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页
W9864G6JH
Publication Release Date: Aug. 31, 2010
- 5 -
Revision A02
5. PIN DESCRIPTION
PIN NUMBER
PIN NAME
FUNCTION
DESCRIPTION
23 ~ 26, 22,
29 ~35
A0
A11
Address
Multiplexed pins for row and column address.
Row address: A0
A11. Column address: A0A7.
A10 is sampled during a precharge command to
determine if all banks are to be precharged or bank
selected by BS0, BS1.
20, 21
BS0, BS1
Bank Select
Select bank to activate during row address latch time,
or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10,
11, 13, 42, 44,
45, 47, 48, 50,
51, 53
DQ0
DQ15
Data
Input/ Output
Multiplexed pins for data output and input.
19
CS
Chip Select
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
18
RAS
Row Address
Strobe
Command input. When sampled at the rising edge of
the clock RAS , CAS and WE define the
operation to be executed.
17
CAS
Column
Address Strobe Referred to RAS
16
WE
Write Enable
Referred to RAS
39, 15
UDQM
LDQM
Input/output
mask
The output buffer is placed at Hi-Z (with latency of 2)
when DQM is sampled high in read cycle. In write
cycle, sampling DQM high will block the write
operation with zero latency.
38
CLK
Clock Inputs
System clock used to sample inputs on the rising
edge of clock.
37
CKE
Clock Enable
CKE controls the clock activation and deactivation.
When CKE is low, Power Down mode, Suspend
mode, or Self Refresh mode is entered.
1, 14, 27
VDD
Power
Power for input buffers and logic circuit inside DRAM.
28, 41, 54
VSS
Ground
Ground for input buffers and logic circuit inside
DRAM.
3, 9, 43, 49
VDDQ
Power for I/O
buffer
Separated power from VDD, to improve DQ noise
immunity.
6, 12, 46, 52
VSSQ
Ground for I/O
buffer
Separated ground from VSS, to improve DQ noise
immunity.
36, 40
NC
No Connection No connection.
相关PDF资料 |
PDF描述 |
|---|---|
| WS32K32N-85HC | 128K X 8 MULTI DEVICE SRAM MODULE, 85 ns, CHIP66 |
| WF512K64-120G4WI5A | 4M X 8 FLASH 5V PROM MODULE, 120 ns, CQMA116 |
| WMS512K8-15FIA | 512K X 8 STANDARD SRAM, 15 ns, CDFP36 |
| WMS512K8-17FI | 512K X 8 STANDARD SRAM, 17 ns, CDFP36 |
| WMS512K8-35FC | 512K X 8 STANDARD SRAM, 35 ns, CDFP36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9864G6JH-6I/TRAY | 制造商:Winbond Electronics Corp 功能描述: |
| W9864G6JH-7 | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JH-7S | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JT | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM |
| W9864G6JT-6 | 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 54TFBGA |
发布紧急采购，3分钟左右您将得到回复。