- 您现在的位置：买卖IC网 > PDF目录276877 > WEDPN4M72V-100B2M (WHITE ELECTRONIC DESIGNS CORP) 4M X 72 SYNCHRONOUS DRAM, 7 ns, PBGA219 PDF资料下载
参数资料
| 型号： | WEDPN4M72V-100B2M |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 72 SYNCHRONOUS DRAM, 7 ns, PBGA219 |
| 封装： | 21 X 21 MM, PLASTIC, BGA-219 |
| 文件页数： | 12/15页 |
| 文件大小： | 403K |
| 代理商： | WEDPN4M72V-100B2M |
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WEDPN4M72V-XB2X
January 2005
Rev. 2
White Electronic Designs Corp. reserves the right to change products or specications without notice.
FIGURE 4 – CAS LATENCY
If a READ command is registered at clock edge n, and
the latency is m clocks, the data will be available by clock
edge n+m. The I/Os will start driving as a result of the clock
edge one cycle earlier (n + m - 1), and provided that the
relevant access times are met, the data will be valid by
clock edge n + m. For example, assuming that the clock
cycle time is such that all relevant access times are met,
if a READ command is registered at T0 and the latency
is programmed to two clocks, the I/Os will start driving
after T1 and the data will be valid by T2. Table 2 below
indicates the operating frequencies at which each CAS
latency setting can be used.
Reserved states should not be used as unknown operation
or incompatibility with future versions may result.
OPERATING MODE
The normal operating mode is selected by setting M7and
M8 to zero; the other combinations of values for M7 and
M8 are reserved for future use and/or test modes. The
programmed burst length applies to both READ and
WRITE bursts.
A1-7 when the burst length is set to two; by A2-7 when
the burst length is set to four; and by A3-7 when the burst
length is set to eight. The remaining (least signicant)
address bit(s) is (are) used to select the starting location
within the block. Full-page bursts wrap within the page if
the boundary is reached.
BURST TYPE
Accesses within a given burst may be programmed to be
either sequential or interleaved; this is referred to as the
burst type and is selected via bit M3.
The ordering of accesses within a burst is determined by
the burst length, the burst type and the starting column
address, as shown in Table 1.
CAS LATENCY
The CAS latency is the delay, in clock cycles, between
the registration of a READ command and the availability
of the rst piece of output data. The latency can be set to
two or three clocks.
CK
I/O
T2
T1
T3
T0
CAS Latency = 3
LZ
DOUT
tOH
t
COMMAND
NOP
READ
tAC
NOP
T4
NOP
DON’T CARE
UNDEFINED
CK
I/O
T2
T1
T3
T0
CAS Latency = 2
LZ
DOUT
OH
t
COMMAND
READ
tAC
NOP
相关PDF资料 |
PDF描述 |
|---|---|
| WE32K32N-120G2UQ | EEPROM 5V MODULE, CQFP68 |
| W3EG264M72AFSR262D3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG264M72AFSR265D3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG72M18S265JD3SG | 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WS512K32-17G2I | 2M X 8 MULTI DEVICE SRAM MODULE, 17 ns, CQFP68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WEDPN4M72V-125B2C | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx72 Synchronous DRAM |
| WEDPN4M72V-125B2I | 制造商:Microsemi Corporation 功能描述:4M X 72 SDRAM MODULE, 3.3V, 121 MHZ, 219 PBGA 21MM X 21MM, I - Bulk |
| WEDPN4M72V-125B2M | 制造商:Microsemi Corporation 功能描述:4M X 72 SDRAM MODULE, 3.3V, 121 MHZ, 219 PBGA 21MM X 21MM, M - Bulk |
| WEDPN4M72V-133B2C | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx72 Synchronous DRAM |
| WEDPN4M72V-133B2I | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx72 Synchronous DRAM |
发布紧急采购，3分钟左右您将得到回复。