参数资料
| 型号： | X4005S8I-4.5A |
| 厂商： | Intersil |
| 文件页数： | 7/16页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU I2C 8-SOIC |
| 标准包装： | 100 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 4.62V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
X4003, X4005
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the control register
during a write operation. This bit is a volatile latch that
powers up in the LOW (disabled) state. While the WEL bit is
LOW, writes the control register will be ignored (no
acknowledge will be issued after the data byte). The WEL bit
is set by writing a “1” to the WEL bit and zeroes to the other
bits of the control register. Once set, WEL remains set until
either it is reset to 0 (by writing a “0” to the WEL bit and
zeroes to the other bits of the control register) or until the
part powers up again. Writes to the WEL bit do not cause a
nonvolatile write cycle, so the device is ready for the next
operation immediately after the stop condition.
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the watchdog
timer. The options are shown in the following:
0 xy 0 0010 in binary, where xy are the WD bits. (Operation
preceeded by a start and ended with a stop.) Since this is
a nonvolatile write cycle it will take up to 10ms to
complete. The RWEL bit is reset by this cycle and the
sequence must be repeated to change the nonvolatile bits
again. If bit 2 is set to ‘1’ in this third step (0 xy 0 0110) then
the RWEL bit is set, but the WD1 and WD0 bits remain
unchanged. Writing a second byte to the control register is
not allowed. Doing so aborts the write operation and
returns a NACK.
? A read operation occurring between any of the previous
operations will not interrupt the register write operation.
? The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device consisting of
[02H, 06H, 02H] will reset all of the nonvolatile bits in the
WD1
0
0
1
1
WD0
0
1
0
1
WATCHDOG TIME-OUT PERIOD
1.4s
600ms
200ms
Disabled (factory setting)
control register to 0. A sequence of [02H, 06H, 06H] will
leave the nonvolatile bits unchanged and the RWEL bit
remains set.
Serial Interface
Serial Interface Conventions
Writing to the Control Register
Changing any of the nonvolatile bits of the control register
requires the following steps:
? Write a 02H to the control register to set the write enable
latch (WEL). This is a volatile operation, so there is no
delay after the write. (Operation preceeded by a start and
ended with a stop.)
? Write a 06H to the control register to set both the register
write enable latch (RWEL) and the WEL bit. This is also a
volatile cycle. The zeros in the data byte are required.
(Operation preceeded by a start and ended with a stop.)
? Write a value to the control register that has all the control
bits set to the desired state. This can be represented as
SCL
SDA
The device supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter, and the receiving device as the
receiver. The device controlling the transfer is called the
master and the device being controlled is called the slave.
The master always initiates data transfers, and provides the
clock for both transmit and receive operations. Therefore,
the devices in this family operate as slaves in all
applications.
Serial Clock and Data
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are reserved for
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 6. VALID DATA CHANGES ON THE SDA BUS
7
FN8113.2
June 30, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| X40239S16I-BT1 | IC VOLTAGE MON TRPL EE 16-SOIC |
| X40415V8I-CT1 | IC VOLTAGE MON DUAL W/SUP 8TSSOP |
| X40421V14I-CT1 | IC VOLT MON DUAL SUP/SW 14-TSSOP |
| X40435V14I-CT1 | IC VOLT MON TRPL EEPROM 14-TSSOP |
| X4045S8T1 | IC SUPERVISOR CPU 4K EE 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X4005S8IZ | 功能描述:IC SUPERVISOR CPU I2C 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X4005S8IZ-2.7 | 功能描述:IC SUPERVISOR CPU I2C 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X4005S8IZ-2.7A | 功能描述:IC SUPERVISOR CPU I2C 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X4005S8IZ-4.5A | 功能描述:IC SUPERVISOR CPU I2C 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X4005S8Z | 功能描述:IC SUPERVISOR CPU I2C 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。