参数资料
| 型号： | X40421V14I-CT1 |
| 厂商： | Intersil |
| 文件页数： | 9/25页 |
| 文件大小： | 0K |
| 描述： | IC VOLT MON DUAL SUP/SW 14-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 多压监控器 |
| 监视电压数目： | 2 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 可调节/可选择 |
| 电压 - 阀值： | 1.6V，2.9V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 带卷 (TR) |
X40420, X40421
BP: Block Protect Bit (Nonvolatile)
The Block Protect Bits BP determines which blocks of
the array are write protected. A write to a protected
block of memory is ignored. The block protect bit will
prevent write operations to half the array segment.
– Write a one byte value to the Control Register that
has all the control bits set to the desired state. The
Control register can be represented as qxys 001 r in
binary, where xy are the WD bits, and st are the BP
bits and qr are the power-up bits. This operation pro-
ceeded by a start and ended with a stop bit. Since
Protected Addresses
(Size)
Memory
Array Lock
this is a nonvolatile write cycle it will take up to 10ms
to complete. The RWEL bit is reset by this cycle and
0
1
None
100h – 1FFh (256 bytes)
None
Upper Half of
Memory Array
the sequence must be repeated to change the non-
volatile bits again. If bit 2 is set to ‘1’ in this third step
( qxys 011 r ) then the RWEL bit is set, but the WD1,
WD0, PUP1, PUP0, and BP bits remain unchanged.
PUP1, PUP0: Power-uppower-up Bits (Nonvolatile)
The Power-up bits, PUP1 and PUP0, determine the
t PURST time delay. The nominal power-up times are
shown in the following table.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and
returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
PUP1
0
0
1
1
PUP0
0
1
0
1
Power-on Reset Delay ( t PURST )
50ms
200ms (default)
400ms
800ms
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device con-
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
sisting of [02H, 06H, 02H] will reset all of the nonvola-
tile bits in the Control Register to 0. A sequence of
[02H, 06H, 06H] will leave the nonvolatile bits
unchanged and the RWEL bit remains set.
WD1
0
0
1
1
WD0
0
1
0
1
Watchdog Time Out Period
1.4 seconds
200 milliseconds
25 milliseconds
disabled (factory default)
Note: 1. t PURST is set to 200ms as factory default.
2. Watchdog timer bits are shipped disabled.
Fault Detection Register (FDR)
The Fault Detection Register provides the user the
status of what causes the system reset active. The
Manual Reset Fail, Watchdog Timer Fail and Three
Writing to the Control Registers
Low Voltage Fail bits are volatile
Changing any of the nonvolatile bits of the control and
trickle registers requires the following steps:
7
LV1F
6
LV2F
5
0
4
WDF
3
MRF
2
0
1
0
0
0
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceded by a start and ended with a stop).
– Write a 06H to the Control Register to set the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation proceeded by a start
and ended with a stop).
9
The FDR is accessed with a special preamble in the
slave byte (1011) and is located at address 0FFh. It
can only be modified by performing a byte write opera-
tion directly to the address of the register and only one
data byte is allowed for each register write operation.
There is no need to set the WEL or RWEL in the con-
trol register to access this fault detection register.
May 25, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X40435V14I-CT1 | IC VOLT MON TRPL EEPROM 14-TSSOP |
| X4045S8T1 | IC SUPERVISOR CPU 4K EE 8-SOIC |
| X40626V14T1 | IC SUPERVISOR CPU DUAL 14-TSSOP |
| X4165V8I-4.5A | IC SUPERVISOR CPU 16K EE 8-TSSOP |
| X4285V8I-4.5A | IC SUPERVISOR CPU 128K EE 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X40426V14I | 功能描述:IC SUPERVISR CPU IIC LVS 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X40426V14I-2.7 | 功能描述:IC SUPERVISR CPU IIC LVS 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X40426V14I-2.7A | 功能描述:IC SUPERVISR CPU IIC LVS 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X40426V14I-2.7AT1 | 功能描述:IC SUPERVISR CPU IIC LVS 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X40426V14I-2.7T1 | 功能描述:IC SUPERVISR CPU IIC LVS 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。