参数资料
型号: X4325V8I-4.5A
厂商: Intersil
文件页数: 9/22页
文件大小: 0K
描述: IC SUPERVISOR CPU 32K EE 8-TSSOP
标准包装: 200
类型: 简单复位/加电复位
监视电压数目: 1
复位: 高有效
复位超时: 最小为 100 ms
电压 - 阀值: 4.62V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 8-TSSOP
包装: 管件
X4323, X4325
Writing to the Control Register
Changing any of the nonvolatile bits of the control reg-
ister requires the following steps:
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceeded by a start and ended with a stop).
– Write a 06H to the Control Register to set both the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation preceeded by a start
and ended with a stop).
– Write a value to the Control Register that has all the
control bits set to the desired state. This can be rep-
resented as 0xys t 01 r in binary, where xy are the
WD bits, and rst are the BP bits. (Operation pre-
ceeded by a start and ended with a stop). Since this
is a nonvolatile write cycle it will take up to 10ms to
complete. The RWEL bit is reset by this cycle and
the sequence must be repeated to change the non-
volatile bits again. If bit 2 is set to ‘1’ in this third step
( 0xys t 11 r ) then the RWEL bit is set, but the WD1,
WD0, BP2, BP1 and BP0 bits remain unchanged.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and
returns a NACK.
– A read operation occurring between any of the
previous operations will not interrupt the register
write operation.
Figure 5. Valid Data Changes on the SDA Bus
SCL
SDA
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device con-
sisting of [02H, 06H, 02H] will reset all of the nonvola-
tile bits in the Control Register to 0. A sequence of
[02H, 06H, 06H] will leave the nonvolatile bits
unchanged and the RWEL bit remains set.
SERIAL INTERFACE
Serial Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this fam-
ily operate as slaves in all applications.
Serial Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 5.
9
Data Stable
Data Change
Data Stable
FN8122.1
May 25, 2006
相关PDF资料
PDF描述
X45620V20I-2.7 IC VOLT MON DUAL SW EEPR 20TSSOP
X4645V8I-4.5A IC SUPERVISOR CPU 64K EE 8-TSSOP
X4C105V20I IC SUPERVISOR NOVRAM/EE 20-TSSOP
X5001V8I-4.5A IC SUPERVISOR CPU 8-TSSOP
X5045V14I-4.5A IC SUPERVISOR CPU 4K EE 14-TSSOP
相关代理商/技术参数
参数描述
X-4328-TT-R 功能描述:音频指示器及警报器 9VDC 12MA 108DBA 2800HZ RoHS:否 制造商:PUI Audio 产品:Indicators 声压级:85 dB 音调:Continuous 频率:2300 Hz +/- 300 Hz 电压额定值:5 VDC 电流额定值:30 mA 端接类型: 直径:12 mm 安装:Through Hole
X433-133.33M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series
X4350PSF1 制造商:ABB Low Voltage Products and Systems 功能描述:CCT,350VA,460V/120V SINGLE
X436 制造商:Heyco Products Inc 功能描述:
X-439289A 制造商:Volex Group 功能描述:LEAD 5A BLACK 3M