参数资料
型号: XC2C32A-6QFG32C
厂商: Xilinx Inc
文件页数: 3/16页
文件大小: 0K
描述: IC CRII CPLD 32MCRCELL 32QFN
标准包装: 490
系列: CoolRunner II
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 5.5ns
电压电源 - 内部: 1.7 V ~ 1.9 V
逻辑元件/逻辑块数目: 2
宏单元数: 32
门数: 750
输入/输出数: 21
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘
供应商设备封装: 32-QFN 裸露焊盘(5x5)
包装: 托盘
产品目录页面: 600 (CN2011-ZH PDF)
其它名称: 122-1412
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
Product Specification
R
Timing Model
Figure 11 shows the CoolRunner-II CPLD timing model. It
represents one aspect of the overall architecture from a tim-
ing viewpoint. Each little block is a time delay that a signal
incurs if the signal passes through such a resource. Timing
reports are created by tallying the incremental signal delays
as signals progress within the CPLD. Software creates the
timing reports after a design has been mapped onto the
specific part, and knows the specific delay values for a given
speed grade. Equations for the higher level timing values
(i.e., TPD and FSYSTEM) are available. Table 6 summarizes
the individual parameters and provides a brief definition of
their associated functions. Xilinx application note XAPP375
details the CoolRunner-II CPLD family timing with several
examples.
Figure 11: CoolRunner-II CPLD Timing Model
Note: Always refer to the timing report in ISE Software for accurate timing values for paths.
D/T
S/R
TF
TSUI THI
TCOI
TAOI
TECSU
TECHO
TOUT
TSLEW
TEN
XAPP375_03_010303
TOEM
TPDI
TLOGI2
TLOGI1
TIN
THYS
CE
TDIN
THYS
TCT
TGCK
THYS
TGSR
THYS
TGTS
THYS
Table 6: Timing Parameter Definitions
Symbol
Parameter
Buffer Delays
TlN
Input Buffer Delay
TDIN
Direct data register input delay
TGCK
Global clock (GCK) buffer delay
TGSR
Global set/reset (GSR) buffer delay
TGTS
Global output enable (GTS) buffer delay
TOUT
Output buffer delay
TEN
Output buffer enable/disable delay
TSLEW
Output buffer slew rate control delay
P-term Delays
TCT
Control Term delay (single PT or FB-CT)
TLOGI1
Single P-term logic delay
TLOGI2
Multiple P-term logic delay adder
Macrocell Delays
TPDI
Macrocell input to output valid
TSUI
Macro register setup before clock
THI
Macro register hold after clock
TECSU
Macro register enable clock setup time
TECHO
Macro register enable clock hold time
TCOI
Macro register clock to output valid
TAOI
Macro register set/reset to output valid
THYS
Hysteresis selection delay adder
Feedback Delays
TF
Feedback delay
TOEM
Macrocell to Global OE delay
Table 6: Timing Parameter Definitions (Continued)
Symbol
Parameter
相关PDF资料
PDF描述
LCMXO640C-4MN100I IC PLD 640LUTS 74I/O 100-BGA
VI-2WY-CW-F2 CONVERTER MOD DC/DC 3.3V 66W
VI-27W-CY-F2 CONVERTER MOD DC/DC 5.5V 50W
ABM31DTBD CONN EDGECARD 62POS R/A .156 SLD
EPM9560RC240-15 IC MAX 9000 CPLD 560 240-RQFP
相关代理商/技术参数
参数描述
XC2C32A-6QFG32I 功能描述:IC CR-II CPLD 32MCELL 32-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28) 包装:托盘
XC2C32A-6VQ44C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ 0.18UM 1.8V 4 - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 44VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 44-VQFP
XC2C32A-6VQ44I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ 0.18UM 1.8V 4 - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 44VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 44-VQFP
XC2C32A-6VQG44C 功能描述:IC CR-II CPLD 32MCELL 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:160 系列:ispMACH® 4000V 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:3 V ~ 3.6 V 逻辑元件/逻辑块数目:2 宏单元数:32 门数:- 输入/输出数:30 工作温度:-40°C ~ 130°C 安装类型:表面贴装 封装/外壳:44-TQFP 供应商设备封装:44-TQFP(10x10) 包装:托盘
XC2C32A-6VQG44I 功能描述:IC CR-II CPLD 32MCELL 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘