参数资料
型号: XC3SD3400A-4CSG484LI
厂商: Xilinx Inc
文件页数: 12/101页
文件大小: 0K
描述: IC FPGA SPARTAN 3 DSP 484CSGBGA
标准包装: 84
系列: Spartan®-3A DSP
LAB/CLB数: 5968
逻辑元件/单元数: 53712
RAM 位总计: 2322432
输入/输出数: 309
门数: 3400000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-FBGA,CSPBGA
供应商设备封装: 484-CSPBGA
其它名称: 122-1723
XC3SD3400A-4CSG484LI-ND
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
DS610 (v3.0) October 4, 2010
Product Specification
18
External Termination Requirements for Differential I/O
LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards
BLVDS_25 I/O Standard
TMDS_33 I/O Standard
Device DNA Read Endurance
X-Ref Target - Figure 5
Figure 5: External Input Termination for LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards
X-Ref Target - Figure 6
Figure 6: External Output and Input Termination Resistors for BLVDS_25 I/O Standard
X-Ref Target - Figure 7
Figure 7: External Input Resistors Required for TMDS_33 I/O Standard
Table 14: Device DNA Identifier Memory Characteristics
Symbol
Description
Minimum
Units
DNA_CYCLES
Number of READ operations or JTAG ISC_DNA read operations. Unaffected by
HOLD or SHIFT operations.
30,000,000
Read
cycles
Z0 = 50
Ω
Z0 = 50
Ω
100
Ω
DS529-3_09_020107
a) Input-only differential pairs or pairs not using DIFF_TERM=Yes constraint
Z0 = 50
Ω
Z0 = 50
Ω
b) Differential pairs using DIFF_TERM=Yes constraint
DIFF_TERM=No
DIFF_TERM=Yes
LVDS_33,
MINI_LVDS_33,
RSDS_33,
PPDS_33
LVDS_33, LVDS_25,
MINI_LVDS_33,
MINI_LVDS_25,
RSDS_33, RSDS_25,
PPDS_33, PPDS_25
CAT16-PT4F4
Part Number
/ th of Bourns
14
VCCO = 3.3V
LVDS_25,
MINI_LVDS_25,
RSDS_25,
PPDS_25
VCCO = 2.5V
LVDS_33,
MINI_LVDS_33,
RSDS_33,
PPDS_33
VCCO = 3.3V
LVDS_25,
MINI_LVDS_25,
RSDS_25,
PPDS_25
VCCO = 2.5V
No VCCO Restrictions
R
LVDS_33,
MINI_LVDS_33,
RSDS_33,
PPDS_33
VCCO = 3.3V
LVDS_25,
MINI_LVDS_25,
RSDS_25,
PPDS_25
VCCO = 2.5V
DT
Bank 0
Bank 2
Bank 0
Bank 2
B
a
nk
3
B
a
nk
1
Bank 0 and 2
Any Bank
Z0 = 50
Ω
Z0 = 50
Ω
140
Ω
165
Ω
165
Ω
100
Ω
VCCO = 2.5V
No VCCO Requirement
DS529-3_07_020107
BLVDS_25
CAT16-LV4F12
Part Number
/ th of Bourns
14
CAT16-PT4F4
Part Number
/ th of Bourns
14
Bank 0
Bank 2
B
a
nk
3
B
a
nk
1
Any Bank
Bank 0
Bank 2
B
a
nk
3
B
a
nk
1
Any Bank
50
Ω
VCCO = 3.3V
VCCAUX = 3.3V
DS529-3_08_020107
DVI/HDMI cable
50
Ω
3.3V
TMDS_33
Bank 0
Bank 2
Bank 0 and 2
Bank 0
Bank 2
B
a
nk
3
B
a
nk
1
Any Bank
相关PDF资料
PDF描述
FAN2514S33X IC REG LDO 3.3V .2A SOT23-5
XC6SLX75-2CSG484C IC FPGA SPARTAN 6 74K 484CSGBGA
FAN2514S28X IC REG LDO 2.8V .2A SOT23-5
XC3S1400AN-5FGG676C IC FPGA SPARTAN -3N1400K 676FBGA
FAN2514S285X IC REG LDO 2.85V .2A SOT23-5
相关代理商/技术参数
参数描述
XC3SD3400A-4FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN-3A 3.4M GATES 53712 CELLS 667MHZ 1.2V 676FBGA - Trays 制造商:Xilinx 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA 制造商:Xilinx 功能描述:IC FPGA 469 I/O 676FBGA
XC3SD3400A-4FG676CES 制造商:Xilinx 功能描述:
XC3SD3400A-4FG676I 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC3SD3400A-4FGG676C 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A DSP 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA(23x23) 其它名称:220-1241
XC3SD3400A-4FGG676I 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5