收藏本站
参数资料
型号： XC3SD3400A-4CSG484LI
厂商： Xilinx Inc
文件页数： 60/101页
文件大小： 0K
描述： IC FPGA SPARTAN 3 DSP 484CSGBGA
标准包装： 84
系列： Spartan®-3A DSP
LAB/CLB数： 5968
逻辑元件/单元数： 53712
RAM 位总计： 2322432
输入/输出数： 309
门数： 3400000
电源电压： 1.14 V ~ 1.26 V
安装类型： 表面贴装
工作温度： -40°C ~ 100°C
封装/外壳： 484-FBGA，CSPBGA
供应商设备封装： 484-CSPBGA
其它名称： 122-1723
XC3SD3400A-4CSG484LI-ND
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
DS610 (v3.0) October 4, 2010
www.xilinx.com
Product Specification
61
Revision History
The following table shows the revision history for this document.
Date
Version
Revision
04/02/07
1.0
Initial Xilinx release.
05/25/07
1.0.1
Minor edits.
06/18/07
1.2
Updated for v1.29 production speed files. Noted banking rules in Table 11 and Table 12. Added
DIFF_HSTL_I and DIFF_HSTL_III to Table 12, Table 13, and Table 26. Updated TMDS DC characteristics
in Table 13. Updated I/O Test Method values in Table 26. Added Simultaneously Switching Output limits in
Table 28. Updated DSP48A timing symbols, descriptions, and values in Table 34. Added power-on timing in
Table 45. Added CCLK specifications for Commercial in Table 46 through Table 48. Updated Slave Parallel
timing in Table 51. Updated JTAG specifications in Table 56.
07/16/07
2.0
Added Low-power options and updated typical values for quiescent current in Table 9. Updated DSP48A
timing in Table 34 and Table 35.
06/02/08
2.1
Improved VCCAUXT and VCCO2T POR minimum in Table 4 and updated VCCO POR levels in Figure 10. Added
VIN to Recommended Operating Conditions in Table 7 and added reference to XAPP459, “Eliminating I/O
Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins.” Reduced typical
ICCINTQ and ICCAUXQ quiescent current values by 20%-44% in Table 9. Increased VIL max to 0.4V for
LVCMOS12/15/18 and improved VIH min to 0.7V for LVCMOS12 in Table 10. Changed VOL max to 0.4V and
VOH min to VCCO–0.4V for LVCMOS15/18 in Table 11. Added reference to VCCAUX in Simultaneously
Switching Output Guidelines. Removed DNA_RETENTION limit of 10 years in Table 14 since number of
Read cycles is the only unique limit. Updated speed files to v1.31 in Table 16 and elsewhere. Updated IOB
Setup and Hold times with device-specific values in Table 19. Added reference to Sample Window in
Table 20. Updated IOB Propagation times with device-specific values in Table 21. Improved SSTL_18_II
SSO value in Table 28. Improved FBUFG for -4 to 334 MHz in Table 32. Added references to 375 MHz
performance via SCD 4103 in Table 32,Table 37, Table 38, and Table 39. Added explanatory footnotes to
DSP48A Timing tables. Simplified DSP48A FMAX to value with all registers used in Table 35. Improved
FBUFG in Table 32 for -4 speed grade. Updated CCLK output maximum period in Table 46 to match
minimum frequency in Table 47. Replaced BPI with SPI specification descriptions in Table 52. Corrected BPI
Figure 14 and Table 54 from falling edge to rising edge. Added references to Spartan-3 Generation User
Guides. Updated links.
03/11/09
2.2
Changed typical quiescent current temperature from ambient to quiescent. Updated selected I/O standard
DC characteristics. Removed PCIX IOSTANDARD due to limited PCIX interface support. Added TIOPI and
TIOPID to Table 21. Updated BPI configuration waveforms in Figure 14 and updated Table 55. Removed
references to SCD 4103.
10/04/10
3.0
Added IIK to Table 3. Updated description for VIN in Table 7 including adding note 4. Also, added note 2 to IL
in Table 8 to note potential leakage between pins of a differential pair. Added note 6 to Table 10. Updated
notes 5 and 6 in Table 12. Corrected symbols for TSUSPEND_GTS and TSUSPEND_GWE in Table 44.
相关PDF资料
PDF描述
FAN2514S33X IC REG LDO 3.3V .2A SOT23-5
XC6SLX75-2CSG484C IC FPGA SPARTAN 6 74K 484CSGBGA
FAN2514S28X IC REG LDO 2.8V .2A SOT23-5
XC3S1400AN-5FGG676C IC FPGA SPARTAN -3N1400K 676FBGA
FAN2514S285X IC REG LDO 2.85V .2A SOT23-5
相关代理商/技术参数
参数描述
XC3SD3400A-4FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN-3A 3.4M GATES 53712 CELLS 667MHZ 1.2V 676FBGA - Trays 制造商:Xilinx 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA 制造商:Xilinx 功能描述:IC FPGA 469 I/O 676FBGA
XC3SD3400A-4FG676CES 制造商:Xilinx 功能描述:
XC3SD3400A-4FG676I 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC3SD3400A-4FGG676C 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA（23x23） 其它名称:220-1241
XC3SD3400A-4FGG676I 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*