- 您现在的位置：买卖IC网 > PDF目录300146 > XC4013XL-3BG256I (XILINX INC) XC4000E and XC4000X Series Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XC4013XL-3BG256I |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 166 MHz, PBGA256 |
| 文件页数： | 14/16页 |
| 文件大小： | 69K |
| 代理商： | XC4013XL-3BG256I |
R
DS005 (v. 1.8 October 18, 1999 - Product Specication
6-79
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Guidelines
Testing of switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values. For more specic, more precise, and worst-case guaranteed data, use the values reported by the
static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing
parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
XC4000XL devices and are expressed in nanoseconds unless otherwise noted.
CLB RAM Synchronous (Edge-Triggered) Write Timing Waveforms
Dual Port RAM
Speed Grade
-3
-2
--1
-09
-08
Size
Symbol
Min
Max
Min Max Min Max Min Max
Min
Max
Address write cycle time (clock K period)
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
DIN setup time before clock K
DIN hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
16x1
TWCDS
TWPDS
TASDS
TAHDS
TDSDS
TDHDS
TWSDS
TWHDS
TWODS
9.0
4.5
2.5
0
2.5
0
1.8
0
7.8
8.4
4.2
2.0
0
2.3
0
1.7
0
7.3
7.7
3.9
1.7
0
2.0
0
1.6
0
6.7
7.4
3.7
1.7
0
2.0
0
1.6
0
6.7
7.4
3.7
1.6
0
2.0
0
1.6
0
6.6
X6461
WCLK (K)
WE
ADDRESS
DATA IN
DATA OUT
OLD
NEW
T
DSS
T
DHS
T
ASS
T
AHS
T
WSS
T
WPS
T
WHS
T
WOS
T
ILO
T
ILO
WCLK (K)
WE
ADDRESS
DATA IN
T
DSDS
T
DHDS
T
ASDS
T
AHDS
T
WSDS
T
WPDS
T
WHDS
X6474
DATA OUT
OLD
NEW
T
WODS
T
ILO
T
ILO
Single-Port RAM
Dual-Port RAM
相关PDF资料 |
PDF描述 |
|---|---|
| XC4013XL-3PQ160C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3PQ160I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3PQ208C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3PQ208I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3PQ240C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4013XL-3BG256M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3HT144C | 功能描述:IC FPGA C-TEMP 3.3V 3SPD 144HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4013XL-3HT144I | 功能描述:IC FPGA I-TEMP 3.3V 3SPD 144HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4013XL-3HT144M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-3HT176C | 功能描述:IC FPGA C 3.3V 3SPD 176HTQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
发布紧急采购，3分钟左右您将得到回复。