参数资料
型号: XC5202-6PC84C
厂商: Xilinx Inc
文件页数: 29/73页
文件大小: 0K
描述: IC FPGA 64 CLB'S 84-PLCC
产品变化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
标准包装: 15
系列: XC5200
LAB/CLB数: 64
逻辑元件/单元数: 256
输入/输出数: 65
门数: 3000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC
其它名称: 122-1131
R
November 5, 1998 (Version 5.2)
7-117
XC5200 Series Field Programmable Gate Arrays
7
.
Note:
1. At power-up, VCC must rise from 2.0 V to VCC min in less then 25 ms, otherwise delay configuration by pulling PROGRAM
Low until VCC is Valid.
2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Figure 32: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
CCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
FMC31DRXH CONN EDGECARD 62POS DIP .100 SLD
XC4036XL-2HQ240C IC FPGA 1296 CLB'S 240-HQFP
ABB60DHAS-S793 CONN EDGECARD 120POS R/A .05 REV
IDT71V424S12YG IC SRAM 4MBIT 12NS 36SOJ
FMM24DSEI-S13 CONN EDGECARD 48POS .156 EXTEND
相关代理商/技术参数
参数描述
XC5202-6PC84I 制造商:Xilinx 功能描述:
XC5202-6PG156C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG191C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG223C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG299C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays