参数资料
型号: XC6SLX150T-2FG484I
厂商: Xilinx Inc
文件页数: 9/89页
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
标准包装: 60
系列: Spartan® 6 LXT
LAB/CLB数: 11519
逻辑元件/单元数: 147443
RAM 位总计: 4939776
输入/输出数: 296
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-BBGA
供应商设备封装: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
17
Endpoint Block for PCI Express Designs Switching Characteristics
The Endpoint block for PCI Express is available in the Spartan-6 LXT devices. Consult the Spartan-6 FPGA Integrated
Endpoint Block for PCI Express for further information.
Table 23: GTP Transceiver Receiver Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
TRXELECIDLE
Time for RXELECIDLE to respond to loss or restoration of data
75
ns
RXOOBVDPP
OOB detect threshold peak-to-peak
60
150
mV
RXSST
Receiver spread-spectrum tracking(1)
Modulated @ 33 KHz
–5000
0
ppm
RXRL
Run length (CID)
Internal AC capacitor bypassed
150
UI
RXPPMTOL
Data/REFCLK PPM offset
tolerance
CDR 2nd-order loop disabled
–200
200
ppm
CDR 2nd-order
loop enabled
PLL_RXDIVSEL_OUT = 1
–2000
2000
ppm
PLL_RXDIVSEL_OUT = 2
–2000
2000
ppm
PLL_RXDIVSEL_OUT = 4
–1000
1000
ppm
SJ Jitter Tolerance(2)
JT_SJ3.125
Sinusoidal Jitter(3)
3.125 Gb/s
0.4
UI
JT_SJ2.5
Sinusoidal Jitter(3)
2.5 Gb/s
0.4
UI
JT_SJ1.62
Sinusoidal Jitter(3)
1.62 Gb/s
0.5
UI
JT_SJ1.25
Sinusoidal Jitter(3)
1.25 Gb/s
0.5
UI
JT_SJ614
Sinusoidal Jitter(3)
614 Mb/s
0.5
UI
SJ Jitter Tolerance with Stressed Eye(2)(5)
JT_TJSE3.125
Total Jitter with stressed eye(4)
3.125 Gb/s
0.65
UI
JT_SJSE3.125
Sinusoidal Jitter with stressed eye
3.125 Gb/s
0.1
UI
JT_TJSE2.7
Total Jitter with stressed eye(4)
2.7 Gb/s
0.65
UI
JT_SJSE2.7
Sinusoidal Jitter with stressed eye
2.7 Gb/s
0.1
UI
Notes:
1.
Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2.
All jitter values are based on a Bit Error Ratio of 1e–12.
3.
Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
4.
Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.
5.
Measured using PRBS7 data pattern.
Table 24: Maximum Performance for PCI Express Designs
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
FPCIEUSER
User clock maximum frequency
62.5
N/A
MHz
相关PDF资料
PDF描述
XC6SLX150T-2FGG484I IC FPGA SPARTAN 6 147K 484FGGBGA
4272-50S COVER D-SUB 50-F COND (1000PCS)
XC6SLX150T-2CSG484I IC FPGA SPARTAN 6 147K 484CSGBGA
4272-50P COVER D-SUB 50-M COND (1000PCS)
XCV300E-6FG256C IC FPGA 1.8V C-TEMP 256-FBGA
相关代理商/技术参数
参数描述
XC6SLX150T-2FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 147443 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 147K 676BGA 制造商:Xilinx 功能描述:IC FPGA 396 I/O 676FCBGA
XC6SLX150T-2FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX150T-2FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 147443 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 147K 900BGA
XC6SLX150T-2FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX150T-2FGG484C 功能描述:IC FPGA SPARTAN 6 147K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5