- 您现在的位置：买卖IC网 > PDF目录19489 > XCR3064XL-10CS48C (Xilinx Inc)IC ISP CPLD 64 MCELL 3.3V 48-CSP PDF资料下载
参数资料
| 型号： | XCR3064XL-10CS48C |
| 厂商： | Xilinx Inc |
| 文件页数： | 9/12页 |
| 文件大小： | 0K |
| 描述： | IC ISP CPLD 64 MCELL 3.3V 48-CSP |
| 标准包装： | 416 |
| 系列： | CoolRunner XPLA3 |
| 可编程类型： | 系统内可编程（最少 1K 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 9.1ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 逻辑元件/逻辑块数目： | 4 |
| 宏单元数： | 64 |
| 门数： | 1500 |
| 输入/输出数： | 40 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-FBGA，CSPBGA |
| 供应商设备封装： | 48-CSBGA（7x7） |
| 包装： | 托盘 |
CoolRunner XPLA3 CPLD
6
DS012 (v2.5) May 26, 2009
Product Specification
R
Power-Up Characteristics
During power-up, the CoolRunner XPLA3 device I/Os may
be undefined until VCC rises above 1.0V. This time period is
called the Subthreshold State, as transistors have not yet
fully been turned on. When VCC rises above 1.0V, the
device I/Os enter the Quiescent State, and I/Os are dis-
abled with weak pull-ups as shown in Table 3. When VCC
reaches the threshold of the User Operation State (approx-
imately 2.1V), user registers are initialized (typically within
200
μs) after which I/Os assume the behavior determined
by the user pattern, as shown in Figure 7.
If the device is in the erased state (before any user pattern
is programmed), the device outputs remain disabled with
weak pull-ups. The JTAG pins are enabled to allow the
device to be programmed at any time. All devices are
shipped in the erased state from the factory.
If the device is programmed, the device inputs and outputs
take on their configured states for normal operation.
Security
Designs can be secured during programming to prevent
pattern theft via readback. This security setting does not
protect readback of the Usercode/signature space, which is
often used for storing application serial numbers or revision
codes. The only way to clear the security setting is to com-
pletely erase the entire device.
Timing Model
The CoolRunner XPLA3 architecture follows a timing model
that allows deterministic timing in design and redesign. The
basic timing model is shown in Figure 8. There is a fast path
(TLOGI1) into the macrocell which is used if there is a single
product term. The TLOGI2 path is used for multiple product
term timing. For optimization of logic, the CoolRunner
XPLA3 CPLD architecture includes a Foldback NAND path
(TLOGI3). There is a fast input path to each macrocell if used
as an Input Register (TFIN). The CoolRunner XPLA3 archi-
tecture also includes universal control terms (TUDA) that can
be used for synchronization of the macrocell registers in dif-
ferent function blocks. There is slew rate control and output
enable control on a per macrocell basis.
Figure 7: Device Behavior During Power Up
V CC
No
Power
3.8 V
(Typ)
0V
No
Power
Quiescent
State
Quiescent
State
User Operation State
Initialization of User Registers
DS012_12_082707
2.1V
1.6V
(Typ)
Subthreshold
State
1.0V
Table 3: I/O Power-Up Characteristics
Device Circuitry
Subthreshold State
Quiescent State
Erased Device Operation Valid User Operation
Device I/Os
Undetermined
Disabled with Weak
Pull-up
Disabled with Weak
Pull-up
As Configured
Device
Inputs/Clocks
Undetermined
High-Z
JTAG Controller
Undetermined
Disabled with Weak
Pull-up
Enabled
As Configured
相关PDF资料 |
PDF描述 |
|---|---|
| GCB45DHBR | CONN EDGECARD 90POS R/A .050 SLD |
| DS1722U+ | IC THERMOMETER DIG 3-WIRE 8-USOP |
| ASM24DTBH | CONN EDGECARD 48POS R/A .156 SLD |
| XC9572XL-5VQG44C | IC CPLD 72MCELL 5NS 44-VQFP |
| DS1722S+ | IC DGTL THERMOMETER 3-WIRE 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCR3064XL-10CS48I | 功能描述:IC ISP CPLD 64 MCELL 3.3V 48-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner XPLA3 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XCR3064XL-10CSG48C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 125MHZ 0.35UM 3. - Trays 制造商:Xilinx 功能描述:XLXXCR3064XL-10CSG48C IC SYSTEM GATE |
| XCR3064XL-10CSG48I | 制造商:Xilinx 功能描述:XLXXCR3064XL-10CSG48I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3064XL-10PC44C | 功能描述:IC ISP CPLD 64 MCELL 3.3V 44PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner XPLA3 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XCR3064XL-10PC44I | 功能描述:IC ISP CPLD 64 MCELL 3.3V 44PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner XPLA3 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。