参数资料
| 型号： | XCS20-3PQ208C |
| 厂商： | Xilinx Inc |
| 文件页数： | 78/83页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 5V C-TEMP 208-PQFP |
| 产品变化通告： | Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010 |
| 标准包装： | 24 |
| 系列： | Spartan® |
| LAB/CLB数： | 400 |
| 逻辑元件/单元数： | 950 |
| RAM 位总计： | 12800 |
| 输入/输出数： | 160 |
| 门数： | 20000 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 208-BFQFP |
| 供应商设备封装： | 208-PQFP（28x28） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页
Spartan and Spartan-XL FPGA Families Data Sheet
8
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan-XL Family VCC Clamping
Spartan-XL FPGAs have an optional clamping diode con-
nected from each I/O to VCC. When enabled they clamp
ringing transients back to the 3.3V supply rail. This clamping
action is required in 3.3V PCI applications. VCC clamping is
a global option affecting all I/O pins.
Spartan-XL devices are fully 5V TTL I/O compatible if VCC
clamping is not enabled. With VCC clamping enabled, the
Spartan-XL devices will begin to clamp input voltages to
one diode voltage drop above VCC. If enabled, TTL I/O com-
patibility is maintained but full 5V I/O tolerance is sacrificed.
The user may select either 5V tolerance (default) or 3.3V
PCI compatibility. In both cases negative voltage is clamped
to one diode voltage drop below ground.
Spartan-XL devices are compatible with TTL, LVTTL, PCI
3V, PCI 5V and LVCMOS signalling. The various standards
are illustrated in Table 5.
Additional Fast Capture Input Latch (Spartan-XL Family
Only)
The Spartan-XL family OB has an additional optional latch
on the input. This latch is clocked by the clock used for the
output flip-flop rather than the input clock. Therefore, two
different clocks can be used to clock the two input storage
elements. This additional latch allows the fast capture of
input data, which is then synchronized to the internal clock
by the IOB flip-flop or latch.
To place the Fast Capture latch in a design, use one of the
special library symbols, ILFFX or ILFLX. ILFFX is a trans-
parent-Low Fast Capture latch followed by an active High
input flip-flop. ILFLX is a transparent Low Fast Capture latch
followed by a transparent High input latch. Any of the clock
inputs can be inverted before driving the library element,
and the inverter is absorbed into the IOB.
IOB Output Signal Path
Output signals can be optionally inverted within the IOB,
and can pass directly to the output buffer or be stored in an
edge-triggered flip-flop and then to the output buffer. The
functionality of this flip-flop is shown in Table 6.
Table 4: Supported Sources for Spartan/XL Inputs
Source
Spartan
Inputs
Spartan-XL
Inputs
5V,
TTL
5V,
CMOS
3.3V
CMOS
Any device, VCC = 3.3V,
CMOS outputs
√
Unreli-
able
Data
√
Spartan family, VCC = 5V,
TTL outputs
√√
Any device, VCC = 5V,
TTL outputs (VOH ≤ 3.7V)
√√
Any device, VCC = 5V,
CMOS outputs
√√
√ (default
mode)
Table 5: I/O Standards Supported by Spartan-XL FPGAs
Signaling
Standard
VCC
Clamping
Output
Drive
VIH MAX
VIH MIN
VIL MAX
VOH MIN
VOL MAX
TTL
Not allowed
12/24 mA
5.5
2.0
0.8
2.4
0.4
LVTTL
OK
12/24 mA
3.6
2.0
0.8
2.4
0.4
PCI5V
Not allowed
24 mA
5.5
2.0
0.8
2.4
0.4
PCI3V
Required
12 mA
3.6
50% of VCC
30% of VCC
90% of VCC
10% of VCC
LVCMOS 3V
OK
12/24 mA
3.6
50% of VCC
30% of VCC
90% of VCC
10% of VCC
Table 6: Output Flip-Flop Functionality
Mode
Clock
Enable
T
D
Q
Power-Up
or GSR
XX
0*
X
SR
Flip-Flop
X
0
0*
X
Q
1*
0*
D
XX
1
X
Z
0X
0*
X
Q
Legend:
X
Don’t care
Rising edge (clock not inverted).
SR
Set or Reset value. Reset is default.
0*
Input is Low or unconnected (default value)
1*
Input is High or unconnected (default value)
Z
3-state
相关PDF资料 |
PDF描述 |
|---|---|
| XCS10XL-5VQ100C | IC FPGA 3.3V C-TEMP 100-VQFP |
| XCS10XL-5TQ144C | IC FPGA 3.3V C-TEMP 144-TQFP |
| IDT7015S15J | IC SRAM 72KBIT 15NS 68PLCC |
| FMM43DSEH-S243 | CONN EDGECARD 86POS .156 EYELET |
| IDT71V67803S166BG | IC SRAM 9MBIT 166MHZ 119BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS203PQ208C0600 | 制造商:Xilinx 功能描述: |
| XCS20-3PQ208I | 功能描述:IC FPGA 5V I-TEMP 208-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan® 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XCS20-3PQ240C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3PQ240I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL FPGA |
| XCS20-3PQ256C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。