- 您现在的位置：买卖IC网 > PDF目录300150 > XCS20-3TQ84I (Xilinx, Inc.) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XCS20-3TQ84I |
| 厂商： | Xilinx, Inc. |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | 斯巴达和Spartan - xL的家庭现场可编程门阵列 |
| 文件页数： | 53/82页 |
| 文件大小： | 863K |
| 代理商： | XCS20-3TQ84I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页当前第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
Spartan and Spartan-XL Families Field Programmable Gate Arrays
DS060 (v1.6) September 19, 2001
Product Specification
1-800-255-7778
R
Spartan-XL CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines (cont.)
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all Spartan-XL devices and are expressed in nano-
seconds unless otherwise noted.
Spartan-XL CLB RAM Synchronous (Edge-Triggered) Write Timing
Symbol
Dual Port RAM
Size
-5
-4
Units
Min
Max
Min
Max
Write Operation(1)
TWCDS
Address write cycle time (clock K period)
16x1
7.7
-
8.4
-
ns
TWPDS
Clock K pulse width (active edge)
16x1
3.1
-
3.6
-
ns
TASDS
Address setup time before clock K
16x1
1.3
-
1.5
-
ns
TDSDS
DIN setup time before clock K
16x1
1.7
-
2.0
-
ns
TWSDS
WE setup time before clock K
16x1
1.4
-
1.6
-
ns
All hold times after clock K
16x1
0
-
0
-
ns
TWODS
Data valid after clock K
16x1
-
5.2
-
6.1
ns
Notes:
1.
Read Operation timing for 16 x 1 dual-port RAM option is identical to 16 x 2 single-port RAM timing
Single Port
Dual Port
WCLK (K)
WE
ADDRESS
DATA IN
DATA OUT
OLD
NEW
TDSS
TDHS
TASS
TAHS
TWSS
TWPS
TWHS
TWSDS
TWHDS
TWOS
TILO
DS060_34_011300
WCLK (K)
WE
ADDRESS
DATA IN
DATA OUT
OLD
NEW
TDSDS
TDHDS
TASDS
TAHDS
TWPDS
TWODS
TILO
相关PDF资料 |
PDF描述 |
|---|---|
| XCS20-3VQ144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ144I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ208C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ208I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS20-3TQG144I | 制造商:Xilinx 功能描述:IC LOGIC CELLS |
| XCS20-3VQ100C | 功能描述:IC FPGA 5V C-TEMP 100-VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan® 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XCS20-3VQ100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-3VQ144I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。