参数资料
型号: XCS40XL-5PQ208C
厂商: XILINX INC
元件分类: FPGA
英文描述: Spartan and Spartan-XL Families Field Programmable Gate Arrays
中文描述: FPGA, 784 CLBS, 13000 GATES, 250 MHz, PQFP208
封装: PLASTIC, QFP-208
文件页数: 28/83页
文件大小: 770K
代理商: XCS40XL-5PQ208C
Spartan and Spartan-XL FPGA Families Data Sheet
34
DS060 (v1.8) June 26, 2008
Product Specification
R
Configuration Sequence
There are four major steps in the Spartan/XL FPGA
power-up configuration sequence.
Configuration Memory Clear
Initialization
Configuration
Start-up
The full process is illustrated in Figure 30.
Configuration Memory Clear
When power is first applied or is reapplied to an FPGA, an
internal circuit forces initialization of the configuration logic.
When VCC reaches an operational level, and the circuit
passes the write and read test of a sample pair of configu-
ration bits, a time delay is started. This time delay is nomi-
nally 16 ms. The delay is four times as long when in Master
Serial Mode to allow ample time for all slaves to reach a sta-
ble VCC. When all INIT pins are tied together, as recom-
mended, the longest delay takes precedence. Therefore,
devices with different time delays can easily be mixed and
matched in a daisy chain.
This delay is applied only on power-up. It is not applied
when reconfiguring an FPGA by pulsing the PROGRAM pin
Low. During this time delay, or as long as the PROGRAM
input is asserted, the configuration logic is held in a Config-
uration Memory Clear state. The configuration-memory
frames are consecutively initialized, using the internal oscil-
lator.
At the end of each complete pass through the frame
addressing, the power-on time-out delay circuitry and the
level of the PROGRAM pin are tested. If neither is asserted,
the logic initiates one additional clearing of the configuration
frames and then tests the INIT input.
Initialization
During initialization and configuration, user pins HDC, LDC,
INIT and DONE provide status outputs for the system inter-
face. The outputs LDC, INIT and DONE are held Low and
HDC is held High starting at the initial application of power.
The open drain INIT pin is released after the final initializa-
tion pass through the frame addresses. There is a deliber-
ate delay before a Master-mode device recognizes an
inactive INIT. Two internal clocks after the INIT pin is recog-
nized as High, the device samples the MODE pin to deter-
mine the configuration mode. The appropriate interface
lines become active and the configuration preamble and
data can be loaded.
Figure 29: Circuit for Generating CRC-16
0
X2
2
3456789 10 11 12 13 14
1
X15
X16
15
SERIAL DATA IN
1
0 1514 13 12 1110 9
8
7
65
1
CRC – CHECKSUM
LAST DATA FRAME
START
BIT
DS060_29_080400
Polynomial: X16 + X15 + X2 + 1
Readback Data Stream
相关PDF资料
PDF描述
XCS40XL-5PQ240C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5CS144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5PC84C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5TQ144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4PQ208C Spartan and Spartan-XL Families Field Programmable Gate Arrays
相关代理商/技术参数
参数描述
XCS40XL-5PQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS40XL-5PQ240C 功能描述:IC FPGA 3.3V C-TEMP 240-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-XL 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XCS40XL-5PQ240I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS40XL-5PQ256C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40XL-5PQ256I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays