- 您现在的位置：买卖IC网 > PDF目录300150 > XCS40XL-5PQ208C (XILINX INC) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XCS40XL-5PQ208C |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | FPGA, 784 CLBS, 13000 GATES, 250 MHz, PQFP208 |
| 封装： | PLASTIC, QFP-208 |
| 文件页数： | 42/83页 |
| 文件大小： | 770K |
| 代理商： | XCS40XL-5PQ208C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v1.8) June 26, 2008
47
Product Specification
R
Spartan Family Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. Pin-to-pin timing
parameters are derived from measuring external and inter-
nal test patterns and are guaranteed over worst-case oper-
ating conditions (supply voltage and junction temperature).
Listed below are representative values for typical pin loca-
tions and normal clock loading. For more specific, more pre-
cise, and worst-case guaranteed data, reflecting the actual
routing structure, use the values provided by the static tim-
ing analyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report.
Spartan Family Output Flip-Flop, Clock-to-Out
Symbol
Description
Device
Speed Grade
Units
-4
-3
Max
Global Primary Clock to TTL Output using OFF
TICKOF
Fast
XCS05
5.3
8.7
ns
XCS10
5.7
9.1
ns
XCS20
6.1
9.3
ns
XCS30
6.5
9.4
ns
XCS40
6.8
10.2
ns
TICKO
Slew-rate limited
XCS05
9.0
11.5
ns
XCS10
9.4
12.0
ns
XCS20
9.8
12.2
ns
XCS30
10.2
12.8
ns
XCS40
10.5
12.8
ns
Global Secondary Clock to TTL Output using OFF
TICKSOF
Fast
XCS05
5.8
9.2
ns
XCS10
6.2
9.6
ns
XCS20
6.6
9.8
ns
XCS30
7.0
9.9
ns
XCS40
7.3
10.7
ns
TICKSO
Slew-rate limited
XCS05
9.5
12.0
ns
XCS10
9.9
12.5
ns
XCS20
10.3
12.7
ns
XCS30
10.7
13.2
ns
XCS40
11.0
14.3
ns
Delay Adder for CMOS Outputs Option
TCMOSOF Fast
All devices
0.8
1.0
ns
TCMOSO
Slew-rate limited
All devices
1.5
2.0
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
Output timing is measured at ~50% VCC threshold with 50 pF external capacitive load. For different loads, see Figure 33.
3.
OFF = Output Flip-Flop
相关PDF资料 |
PDF描述 |
|---|---|
| XCS40XL-5PQ240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5CS144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5PC84C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5TQ144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS20-4PQ208C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS40XL-5PQ208I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL FPGA |
| XCS40XL-5PQ240C | 功能描述:IC FPGA 3.3V C-TEMP 240-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-XL 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XCS40XL-5PQ240I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL FPGA |
| XCS40XL-5PQ256C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ256I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。