参数资料
| 型号： | XE8806AMI026TLF |
| 厂商： | Semtech |
| 文件页数： | 130/143页 |
| 文件大小： | 0K |
| 描述： | IC MCU LOW PWR MTP FLASH 32-TQFP |
| 标准包装： | 1 |
| 系列： | XE880x |
| 应用： | 感测机 |
| 核心处理器： | Coolrisc816? |
| 程序存储器类型： | 闪存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 输入/输出数： | 24 |
| 电源电压： | 2.4 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 包装： | 剪切带 (CT) |
| 供应商设备封装： | 32-TQFP（7x7） |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
| 其它名称： | XE8806AMI026CT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页当前第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页
Semtech 2006
www.semtech.com
14-7
XE8806A/XE8807A
14.8.1
Input data filter and bit synchronization
14.8.1.1
NRZ code
When the NRZ codes are used, the bit synchronization clock should be extracted from the preamble since the
coding itself may not contain clock information. The input data filter has to be used (see description below in
section 14.8.1.2) to extract the bit synchronization clock. The bit RfifRxClock in register RegRfifCmd2 is to be
cleared to 0. If the input data stream contains long periods without transitions, the internally generated bit
synchronization clock could slip with respect to the bit rate resulting in transmission errors (see also specification in
chapter 14.11). Tests have shown a very robust behavior with the internal bit synchronizer though.
An external bit synchronization clock can be used. This clock has to be delivered on the pin RFIF1. The bit stream
on RFIF0 is then sampled on detection of the rising edge of the clock on the RFIF1 pin. This function has to be
enabled by setting bit RfifRxClock in register RegRfifCmd2 to 1. Selecting this function bypasses the input filter.
In practice, it was found that the synchronization was more reliable with the internal synchronization filter than with
the external bit clock.
14.8.1.2
Bi-phase and Miller code
The bi-phase and Miller code include clock information and no external bit synchronization clock is needed. The
input data filter is used to filter the noise on the input data. The filter samples the input data at 16 times the selected
baud rate and performs the following majority function on 8 successive samples:
if (number of ’1’ in the last 8 samples >= 6)
data = 1
if (number of ‘1’ in the last 8 samples <= 2)
data = 0
else data = former data
The filter has some hysteresis since the output does not change when the number of 1’s is between 2 and 6.
The input filter is always selected for the bi-phase and Miller coding independent from the value of the bit
RfifRxClock in register RegRfifCmd2.
14.8.2
Start Sequence Detection or message synchronization
A full message is mainly composed of three parts:
1) a preamble or start sequence
2) the data itself
3) an optional stop sequence.
A start sequence is necessary to indicate the start of a new message.
The interface supports the detection of several types of start sequences. The user can chose between these start
sequence detection modes using the bits RfifEnStart[1:0] in RegRfifCmd2 as shown in Table 14-13. The actual
implementation of the detection mode differs depending on the selected PCM coding and is described below.
A start sequence detection will set the bit RfifRxStartDet in the register RegRfifRxSta and generate an interrupt
on the Irq_Rfif_Rx line. The contents of the reception FIFO is reset. The data of the preceding message that were
not yet read at the occurrence of a new start sequence are lost. The first bit in the FIFO is the first valid bit decoded
after the detected start sequence.
The bit RfifRxStartDet has to be cleared by software by writing a 1 to the bit.
相关PDF资料 |
PDF描述 |
|---|---|
| 395-026-540-804 | CARD EDGE 26POS DL .100X.200 BLK |
| DS1270Y-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| DS1270W-150# | IC NVSRAM 16MBIT 150NS 36DIP |
| DS1270W-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| AYF337365 | CONN FPC 73POS SMD Y3BW |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XE8806ARI000 | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806ARI026LF | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI000 | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026LF | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026TLF | 功能描述:IC MCU LOW PWR MTP FLASH 32-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器 - 特定应用 系列:XE880x 产品变化通告:Product Discontinuation 26/Aug/2009 标准包装:250 系列:- 应用:网络处理器 核心处理器:4Kc 程序存储器类型:- 控制器系列:- RAM 容量:16K x 8 接口:以太网，UART，USB 输入/输出数:- 电源电压:1.8V, 3.3V 工作温度:- 安装类型:表面贴装 封装/外壳:208-LQFP 包装:带卷 (TR) 供应商设备封装:PG-LQFP-208 其它名称:SP000314382 |
发布紧急采购，3分钟左右您将得到回复。