参数资料
| 型号： | XE8806AMI026TLF |
| 厂商： | Semtech |
| 文件页数： | 135/143页 |
| 文件大小： | 0K |
| 描述： | IC MCU LOW PWR MTP FLASH 32-TQFP |
| 标准包装： | 1 |
| 系列： | XE880x |
| 应用： | 感测机 |
| 核心处理器： | Coolrisc816? |
| 程序存储器类型： | 闪存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 输入/输出数： | 24 |
| 电源电压： | 2.4 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 包装： | 剪切带 (CT) |
| 供应商设备封装： | 32-TQFP（7x7） |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
| 其它名称： | XE8806AMI026CT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页当前第135页第136页第137页第138页第139页第140页第141页第142页第143页
Semtech 2006
www.semtech.com
14-11
XE8806A/XE8807A
14.8.5
Reception interrupts
Only one interrupt line is dedicated to the RF receiver interface. The interrupt can be generated by three different
sources however. The bits RfifRxIrqEn[2:0] in RegRfifCmd3 allow the selection of the interrupt source(s) as
shown in Table 14-15. Possible interrupt sources are the detection of a message start, the shift of the first byte in
the FIFO after the FIFO was cleared and finally when the FIFO is full. The bits RfifRxIrqMem[2:0] in
RegRfifCmd3 flag which interrupt source was active since these bits were last cleared. The interrupt flags are
cleared by writing a 1. More than one interrupt source can be enabled at the same time.
RfifRxIrqEn[2:0]
RfifRxIrqMem[2:0]
Interrupt source
XX1
Start sequence detection
X1X
A new byte is written to FIFO
1XX
FIFO is full
Table 14-15. Reception interrupt source selection
The first interrupt allows easy synchronization to the message start. The second interrupt can be used if one wants
to download the message one byte at a time. The third interrupt can be used if one wants to download the
message 4 bytes at a time.
14.9
Transmission mode
The interface is configured in reception mode by setting the bit RfifEnTx (1 = enable) and clearing the bit RfifEnRx
(0 = disable reception) in the register RegRfifCmd3. When the transmission mode is switched off again, the
transmission will stop when the transmission of the byte in the shift register is completed.
The output data stream will be generated on the RFIF3 pin.
14.9.1
Transmission FIFO
Data to be transmitted are written to the FIFO by writing to the register RegRfifTx. These data are then loaded in
the shift register which sends the data bit by bit to the encoder (Figure 14-1). If the transmission FIFO is full, the bit
RfifTxFifoFull in RegRfifTxSta is set to 1. If the software continues to write data to the FIFO while it is full, the flag
RfifTxFifoOverrun will be set to 1 and the data will be lost. The RfifTxFifoOverrun flag is cleared by writing a 1 to
it. This clears the contents of the transmission FIFO at the same time. When the last data byte present in the FIFO
is loaded in the shift register, the flag RfifTxFifoEmpty is set to 1. If the software does not write new data to the
FIFO and the shift register finished shifting the last bit to the encoder, the bit RfifTxStopped is set to 1. The RFIF3
pin remains in the last encoded state.
The first bit sent is the bit RfifTx[0], the second bit is RfifTx[1] and so on.
14.9.2
Transmission interrupts
Only one interrupt source exists during the transmission: an interrupt can be generated at the moment the last byte
of the FIFO is transferred to the transmission shift register. It means that the FIFO is empty and has to be refilled
with data. The interrupt is enabled in the interrupt manager block.
14.9.3
Transmission encoding
The transmission encoder can be bypassed by clearing the bit RfifEnCod in register RegRfifCmd2. The bit stream
on the RFIF3 pin is then directly connected to the output of the shift register.
相关PDF资料 |
PDF描述 |
|---|---|
| 395-026-540-804 | CARD EDGE 26POS DL .100X.200 BLK |
| DS1270Y-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| DS1270W-150# | IC NVSRAM 16MBIT 150NS 36DIP |
| DS1270W-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| AYF337365 | CONN FPC 73POS SMD Y3BW |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XE8806ARI000 | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806ARI026LF | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI000 | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026LF | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026TLF | 功能描述:IC MCU LOW PWR MTP FLASH 32-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器 - 特定应用 系列:XE880x 产品变化通告:Product Discontinuation 26/Aug/2009 标准包装:250 系列:- 应用:网络处理器 核心处理器:4Kc 程序存储器类型:- 控制器系列:- RAM 容量:16K x 8 接口:以太网，UART，USB 输入/输出数:- 电源电压:1.8V, 3.3V 工作温度:- 安装类型:表面贴装 封装/外壳:208-LQFP 包装:带卷 (TR) 供应商设备封装:PG-LQFP-208 其它名称:SP000314382 |
发布紧急采购，3分钟左右您将得到回复。